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In this thesis a MOSFET-only implementation of a balun LNA is presended. This LNA is
based on the combination of a common-gate and a common-source stage with canceling of
the noise of the common-gate stage. In this circuit, resistors are replaced by transistors,
to reduce area and cost, and minimize the effect of process and supply variations and
mismatches. In addition we obtain a higher gain for the same voltage drop. Thus, the
LNA gain is optimized, and the noise figure(NF) is reduced. We derive equations for
the gain, input matching, and NF. The performance of this new topology is compared
with that of a conventional LNA with resistors. Simulation results with a 130 nm CMOS
technology show that we obtain a balun LNA with a peak 20.2 dB gain (about 2 dB
improvement), and a spot NF lower than 2.4 dB. The total power consumption is only
4.8 mW for a bandwidth wide than 5 GHz.
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Chapter 1
Introduction
1.1 Background and Motivation
Nowadays, a rapid growth of mobile communication systems has increased the use of wire-
less devices in applications in the license free ISM (industrial, scientific and medical) bands
. The need to build devices that at the same time reduce cost and power consumption is
the main challenge in the IC (integrated circuits) design.
The CMOS technology, given its current position in market and technological evolution,
allows the development of low cost integrated circuits, with high performance and low
supply voltage (allowing low power consumption). Thus, there is a strong motivation to
implement circuits in this technology [1].
Until very recently, high and low frequency ICs were treated separately. The high fre-
quency ICs could only be realized with large areas in more expensive technologies than
CMOS, like GaAs, SiGe HBT, Bipolar, and BiCMOS [2]. This limitation gives rise to
problems in circuit design, namely, the need to match the inputs and outputs of the various
circuits in order to maximize the power transfer between them. The electrical connection
between them through wires on printed circuit board (PCB), which at high frequencies,
have undesired capacitive and inductive parasitics. In order to minimize these effects and
avoid off chip connections, we should design all the system circuits in the same die (SoC
- System on Chip). This is possible in modern CMOS technologies.
LNAs (low noise amplifiers) are key blocks in modern receivers, and they can be divided
into two main groups: narrowband and wideband. Narrowband LNAs use inductors and
17
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have very low noise figure, but they occupy a large area and require a technology with RF
options to have inductors with high Q. Wideband LNAs with multiple narrowband inputs
have low noise, but their design is complicated and the area and cost are high [1, 3]. RC
LNAs are very simple and inherently wideband, but conventional topologies have large
noise figures. Recently, wideband LNAs with noise and distortion canceling [4] have been
proposed, which can have noise figures below 3 dB. Inductorless circuits have reduced die
area and cost [5]. However, they are usually realized with MiM capacitors, which require
an additional insulator/metal layer, and they use poly or/and diffusion resistors, which
have large process (typically 25%) and mismatch variations.
In this work, our main goal is to design a very low area and low-cost LNA, and at the
same time obtain less circuit variability, by implementing the resistors using transistors
(MOSFET-only design) [6]. As it will be shown, this approach adds a new degree of
freedom, which can be used to maximize the LNA gain, and, therefore, minimize the
circuit noise figure.
1.2 Thesis Organization
This thesis has been organized in six chapters, including this introduction.
In Chapter 2, an overview of receiver architectures is presented, emphasizing the RF
front-end, in which the LNA is included. We briefly describe the existing LNA topologies,
making a distinction between inductor and inductorless LNAs. We introduce the basic
concepts, definitions, and figures of merit, which are widely employed in LNAs (e.g.,
impedance matching, noise, and intermodulation products).
Chapter 3 gives an in depth analysis of the common gate (CG) stage used as an LNA. We
start with a theoretical analysis, in which we review the equations for input impedance,
gain, and noise figure. For each parameter we derive three equations with different degrees
of approximation. The theoretical analysis is validated with simulation results in 130 nm
CMOS technology. In Chapter 4, with the same structure as Chapter 3, a common source
(CS) amplifier is analyzed.
Chapter 5 presents the LNA structure proposed in this thesis, which combines the two
amplifier stages. The principle of noise canceling is explained. A theoretical analysis is
made combining the results obtained in the previous chapters. Validation is made through
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simulation results, and then different approaches will be taken to optimize the proposed
circuit. The substitution of the load resistors by transistors is proposed, leading to a
MOSFET-only circuit. Comparison with state-of-the-art wideband LNAs is made. The
circuit layout is produced, and post-layout simulations are performed.
Chapter 6 gives overall conclusions and further research suggestions.
1.3 Contributions
The main contributions of this thesis are as follows.
We derive equations to describe the basic amplifier stages (CG and CS), with different
levels of approximation, for the gain, input impedance, and noise figure. The equations
are validated by simulation for the frequency range of interest.
For the complete LNA (combined CG and CS balun topology), we compare the conven-
tional design (with resistors) with the new MOSFET-only implementation optimized for
gain and noise figure (NF). Equations for optimization of key parameters, such as gain and
NF, are also presented. Simulation results of an example circuit designed in a standard
130 nm CMOS technology validate the proposed methodology.
This work has originated a paper at the Mixed Design of Integrated Circuits Systems
International Conference (MIXDES)[7], and an extended version was submitted to the
International Journal of Microelectronics and Computer Science.

Chapter 2
Receiver Architectures and RF
Blocks
In the following sections an overview is made of receiver architectures and the main RF
(radio frequency) front-end blocks.
2.1 Receiver Architectures
A communication system is composed of a transmitter, a receiver, and a communication
channel (in which the signal is propagated). In a wireless system, on the transmitter
side, the information is included in a radio frequency signal through the variation of, at
least, one of its characteristics, amplitude, frequency, or phase, a process that is called
modulation. The main function of the receiver is to recover the information contained
in the original RF signal through a demodulation process. The communication medium
(air, in the case of wireless communications) is far from ideal, and the signal received is
usually very weak (of the order of microvolts), which is also susceptible to interferences
from other signals (that can be stronger). So, it is necessary to eliminate unwanted signals
and detect the information contained in the signal of interest. After selecting the desired
signal, by filtering, it must be amplified and converted to baseband to be demodulated,
to retrieve the information contained in the signal.
The reason why the signals are converted to high frequency for transmission and then con-
verted back for the baseband for reception is that the signals can carry more information
21
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at high frequencies (higher bandwidth); furthermore, small size antennas are required,
(the size is typically proportional to the wavelength of the signal). However, the influence
of parasitics is higher at high frequency. In the following, the main receivers architectures
that are commonly used today are shortly described [1, 8].
2.1.1 Heterodyne Receiver
The super-heterodyne receiver topology, represented in fig. 2.1, was proposed by Arm-
strong in 1918 [9] and is one of the most used architectures in wireless communication
systems. The RF signal received by the antenna is filtered by a bandpass filter, then it
is amplified by a low noise amplifier(LNA) and down-converted to a lower, intermediate
frequency (IF), through a signal multiplier(mixer), to which the output of a local oscilla-
tor (LO) is applied. At the mixer output there is a bandpass filter at the IF, called the
channel selection filter, which isolates the desired signal from signals in adjacent channels.
The great advantage of this architecture is that the IF is fixed, the desired RF frequency
being selected by tunning the LO; this makes it easier to design the filter, which should be
very selective, with a high quality factor (Q). The signal demodulation is usually done in
the digital domain and, therefore, it is necessary to include an analog to digital converter
(ADC), followed by a digital signal processor to perform the demodulation process.
Data
LNA
VCO
RF
Band-Pass
Filter
Image Rejection
Filter
Channel Selection
Filter
f
rf frf
f
lo
f
if
DSPADC
Figure 2.1: Super-Heterodyne Receiver.
To better understand the operation principle of this receiver, particularly with regard to
mixing, consider that at the mixer inputs there are the RF and LO signals,
vrf (t) = Vrfcos(ωrf t) (2.1)
vlo(t) = Vlocos(ωlot) (2.2)
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At the mixer output, we have
vif (t) = vrf (t)vlo(t) =
1
2
VrfVlo [cos((ωrf − ωlo)t) + cos((ωrf + ωlo)t)] (2.3)
From (2.3), the wanted signal is that with the lower frequency,
ωif = ωrf − ωlo (2.4)
A bandpass filter is used for channel selection, centered on the IF (fif ), which eliminates
all other unwanted signals that may be present in the spectrum. A major problem can
occur if at the mixer input also exists a signal with frequency fim = 2flo − frf (fig. 2.2),
called image signal. This signal, after the multiplication, originates at the mixer output
two signals at frequencies f1 = flo − frf and f2 = 3flo − frf : since f1 coincides with the
intermediate frequency, it overlaps the signal of interest, and it is impossible to separate
the two signals. A filter is necessary before the mixer to reject the image signal (called
image rejection filter).
f
if
f
im
f
rf
f
lo f
f
if
f
if
Figure 2.2: Frequency spectrum showing the image signal.
The frequency difference between RF and image signals is 2fif ; hence, increasing fif
relaxes the image rejection filter specifications. However, as fif increases, the channel se-
lection filter must have tighter specifications for the same bandwidth, because the quality
factor Q = f0
∆f
increases. Filters with a high Q are difficult to realize with CMOS tech-
nology, and so there is a compromise between intermediate frequency and quality factor.
In practice, high performance filters must be realized externally, which makes on chip full
integration impractical.
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2.1.2 Homodyne Receiver
Since the heterodyne receiver is difficult to integrate, another receiver topology is em-
ployed, commonly referred to as homodyne, direct conversion, or “Zero-IF”. In the direct
conversion receiver (fig. 2.3(a)), the RF signal is converted directly to baseband by using
an LO with the same frequency as the RF signal. With the signal of interest in baseband,
the channel selection filter is a low-pass filter which is simpler to design and integrate.
The image rejection filter is no longer required.
In most cases, the received signals are modulated in phase or frequency, and for this
type of modulations the information contained in the signal sidebands is different. These
modulation schemes differs from amplitude modulation (AM) where the sidebands have
the same information. Hence, receivers with quadrature down conversion are used (fig.
2.3(b)) to preserve the information contained in the sidebands.
VCO
Low-pass 
Filter
LNA
(a)
LNA +
VCO
90°
I
Q
(b)
Figure 2.3: Homodyne receiver: (a) single (b) in quadrature.
Despite its simplicity, this architecture presents some drawbacks that prevent it from
being applied in some cases.
DC offsets One problem is related to leakages between the LO port and the LNA and
mixer inputs when the ports are inadequately isolated, due to substrate and capacitive
coupling. In fig. 2.4(a), a leakage signal “LO leakage” appears at the inputs of LNA
and mixer resulting in a “self-mixing” that origins a DC component at the mixer output,
which can lead to saturation of the following blocks. A similar effect occur if there is a
leakage from the LNA or mixer input to the LO port of the mixer(fig. 2.4(b)).
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LNA
LO 
leakage
LO
(a)
LNA
interferer
LO
(b)
Figure 2.4: DC offsets caused by self-mixing (a) “LO leakage” (b) interferer.
I/Q Mismatch As referred previously, with frequency or phase modulation, quadra-
ture signals are required, and ideally they should have the same amplitude and a phase
difference of 90◦. However, the circuits are not ideal and imbalances between I and Q are
expressed as gain and phase errors. The result of “I/Q mismatch” is a corruption of the
received signal constellation, and consequently an increase of the bit error rate (BER). As
example, fig. 2.5(a) shows the effect of “I/Q Mismatch” on a QPSK(Quadrature Phase-
Shift Keying) constellation, when the mixer at th Q path haves less conversion gain than
the one at the I path, and therefore, the Q signal has less amplitude than expected,
resulting in a gain error.
I
Q
ideal
(1,1)(-1,1)
(-1,-1) (1,-1)
(a)
I
Q
f
ideal
(b)
I
Q
ideal
(c)
Figure 2.5: Effect of I/Q mismatch in QPSK: (a) gain error (b) phase error (c) gain
and phase error.
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Now, assuming that there is no gain error, but there is a phase error φ between the signals
fed by the LO and the splitter,
xLO,I(t) = 2 cos(ω0t) (2.5)
xLO,Q(t) = 2 sin(ω0t+ φ) (2.6)
(the factor 2 is used to simplify the equations). If the RF signal provided by the LNA is
x(t) = a cos(ω0t) + b sin(ω0t), where a and b can take the values 1 or -1 to produce the
four constellation symbols, we have at the mixers output the following signals,
yI(t) = a+ a cos(2ω0t) + b sin(2ω0t) (2.7)
yQ(t) = a sin(φ) + b cos(φ) + a sin(2ω0t+ φ)− b cos(2ω0t) (2.8)
Adding the two signals and applying a low pass filter, the resulting signal at baseband is
y(t) = yI(t) + yQ(t) = a+ a sin(φ) + b cos(φ) (2.9)
which is direct related with phase error, illustrated on fig. 2.5(b). The fig. 2.5(c) shows
the correspondent constellation when both, gain and phase errors exists.
Even order distortion If the LNA has a second order nonlinearity such as y(t) =
a x(t) + b x2(t), and if near the channel of interest there exist two interferers, x(t) =
A1 cos(ω1t) + A2 cos(ω2t), one of the resulting output terms is b A1 A2 cos((ω1 − ω2)t).
This indicates that one of the interferers component is near the baseband (ω1 − ω2) and
in the case of an ideal mixer there is no problem because, after multiplication by the LO
signal, this component is shifted to high-frequencies. However, the mixers are not ideal
and exhibit some feedthrough directly to the output, so part of the interferer appears at
the output at baseband together with the down converted signal, which leads to signal
distortion(fig. 2.6).
To avoid this problem, differential LNAs and mixers should be employed in order to
eliminate even order harmonics, but this implies more power consumption and larger
circuit area.
Flicker noise Another drawback is the existence of “flicker noise” that is more signif-
icant for low frequencies, specially for MOSFETS. This noise causes signal degradation
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interferers
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w w0
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cos(w0t)
Figure 2.6: Effect of even order distortion.
if it appears in the baseband, at the mixer output. The flicker noise subject is further
discussed in section 2.4.
In spite of its simplicity, this topology becomes impractical for some applications, although
there are techniques to solve some of the above drawbacks by adding additional complexity
to the circuit.
2.1.3 Low-IF Receiver
The low-IF topology combines the advantages of both types of receivers, heterodyne and
homodyne, by using a mixed approach, i.e, by selecting a low intermediate frequency.
This relaxes the channel selection filter specifications and simultaneously avoids the prob-
lems related to direct conversion, in particular the flicker noise that strongly affects the
baseband signal. To overcome the image problem associated with the heterodyne receiver,
a technique to cancel the image signal is employed in order to avoid the image rejection
filter. The image cancelation is achieved by using quadrature architectures, in which is
supressed after generating a negative replica.
The Hartley[10] architecture (fig. 2.7(a)) is one of the alternatives to cancel the image
signal. If at input there is the signal and the corresponding image x(t) = VRF cos(ωRF t)+
VIm cos(ωImt), after down conversion and filtering the resulting signals at X and Y are,
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respectively:
y(t) =
VRF
2
cos((ωRF − ωLO)t) + VIm
2
cos((ωLO − ωIm)t) (2.10)
y(t) = −VRF
2
sin((ωRF − ωLO)t) + VIm
2
sin((ωLO − ωIm)t) (2.11)
Since sin(θ − pi
2
) = −cos(θ), after a −90◦ shift, the signal at Z is,
y(t) =
VRF
2
cos((ωRF − ωLO)t)− VIm
2
cos((ωLO − ωIm)t) (2.12)
Finally, by adding the signals at X and Z, the wanted signal is recovered and the image
is suppressed. The Weaver[11] architecture (fig. 2.7(b)) produces a similar result, and
the second LO frequency can be chosen to achieve a direct conversion to the baseband.
However, both circuits are susceptible to “I/Q mismatch”, as referred above, leading to
incomplete image rejection.
+
cos(w0t)
Y
sin(w0t)
X
-90°
-90°
Z
IFRF
LO
(a)
+
sin(w1t)
cos(w1t)
90°
IFRF
sin(w2t)
cos(w2t)
90°
LO1 LO2
(b)
Figure 2.7: Image rejection architectures: (a)Hartley (b)Weaver .
The low-IF topology allows a flexible compromise between the Zero-IF and Heterodyne
topologies.
2.2 Impedance Matching
Lumped circuit analysis assumes that the physical network’s dimensions are much smaller
than the electromagnetic wavelength, and therefore, the signal propagation over the net-
work is practically instantaneous. However, for high frequencies the wavelength tends to
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be of the same order of the circuit dimensions, and consequently the circuit paths behaves
like transmission lines, which require distributed parameters analysis. A segment of a
transmission line can be represented by an equivalent lumped circuit, as shown in fig. 2.8,
where R,G,L and C, are defined per unit length [12].
Dz
RDz LDz
GDz CDz
-
+
V(z,t)
i(z,t)
V(z+Dz,t)
i(z+Dz,t)
+
-
Figure 2.8: Transmission line equivalent circuit.
The resistance R represents the conductor loss and the conductance G is due to dielectric
loss between the two conductors. Since this is a lumped elements circuit, the Kirchhoff’s
voltage and current laws (KVL and KCL) can be applied to give,
v(z, t)−R∆z i(z, t)− L∆z∂i(z, t)
∂t
− v(z + ∆z, t) = 0 (2.13)
i(z, t)−G∆z v(z + ∆z, t)− C∆z∂v(z + ∆z, t)
∂t
− i(z + ∆z, t) = 0 (2.14)
Dividing (2.13) and (2.14) by ∆z and taking the limit for ∆z → 0, and noting that the
derivative of a function by definition is f
′
(a) = lim
∆z→0
f(a+ ∆x)− f(a)
∆x
, results in:
∂v(z, t)
∂z
= −R i(z, t)− L∂i(z, t)
∂t
(2.15)
∂i(z, t)
∂z
= −Gv(a, t)− C∂v(z, t)
∂t
(2.16)
For the sinusoidal steady-state condition, (2.15) and (2.16) can be simplified into,
d V (z)
dz
= −(R + jωL) I(z) (2.17)
d I(z)
dz
= −(G+ jωC)V (z) (2.18)
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Applying the derivative in both terms of (2.15) and (2.16) a second order differential
equations are given as follows
d2 V (z)
dz2
− γ2 V (z) = 0 (2.19)
d2 I(z)
dz2
− γ2 I(z) = 0 (2.20)
where,
γ =
√
(R + jωL)(G+ jωC) (2.21)
is the propagation constant, which is frequency dependent. The solutions of these dif-
ferential equations gives the expressions for currents and voltages of the traveling waves
across the transmission line at a specific point, namely,
V (z) = V +o e
−γz + V −o e
γz (2.22)
I(z) = I+o e
−γz + I−o e
γz (2.23)
where the term e−γz represents the wave propagation in the +z direction and eγz in the −z
direction. Applying (2.17) on (2.22) is obtained the following expression for the current
over the line,
I(z) = (V +o e
−γz − V −o eγz)
γ
R + jωL
(2.24)
For (2.24) and (2.23) to be equivalent, implies that I+o = V
+
o
γ
R+jωL
and I−o = V
−
o
γ
R+jωL
,
where
Z0 =
V +o
I+o
=
V −o
I−o
=
R + jωL
γ
(2.25)
is the transmission line characteristic impedance. When the line is terminated by a load
ZL at z = 0 (fig. 2.9), assuming that the wave source is located at a positions z < 0, the
following condition must be verified,
ZL =
V (0)
I(0)
=
V +o + V
−
o
V +o − V −o
Z0 (2.26)
where V +o and V
−
o are the amplitude voltages of the incident and reflected waves, respec-
tively. From this relation is derived the voltage reflection coefficient, Γ:
Γ =
V −o
V +o
=
ZL − Z0
ZL + Z0
(2.27)
that is the amplitude of the reflected wave normalized to the incident wave amplitude.
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Figure 2.9: Transmission line terminated by an arbitrary load.
To achieve the maximum power transfer to the load, there should not exist reflection,
i.e, Γ = 0, which only occurs when ZL = Z0, and then the load is matched to the
line characteristic impedance. Usually in RF systems the antenna has a characteristic
impedance of 50 Ω, so the first block of a receiver must have the input impedance matched
to 50 Ω.
2.3 Scattering Parameters
At high-frequencies, the traditional system characterization used in low-frequencies trough
open and short-circuit measurements is no longer possible, because currents and voltages
measurements involve the magnitude and phase of the traveling waves[13]. For that
reason, at high-frequencies (when the device length is not negligible with respects to the
wavelength) different parameters are required for network characterization. The scattering
parameters (S-parameters) relate the voltages of incident and reflected waves, at n-ports,
trough the scattering matrix,

V −1
...
V −n
 =

S11 · · · S1n
...
...
Sn1 · · · Snn
 ·

V +1
...
V +n
 (2.28)
where, V +n is the voltage amplitude of the incident wave on port n and V
−
n corresponds
to the reflected wave. A specific s-parameter is determined as follows,
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Sij =
V −i
V +j
∣∣∣∣∣
V +k =0, k 6=j
(2.29)
which physically means that an s-parameter gives the voltage ratio between the reflected
wave at port i and the incident wave at port j when the other ports are terminated with a
matched load to avoid reflections. The s-parameters are measured directly with a network
analyzer, and allow an accurate network characterization without knowing in detail the
circuit inside the network.
For the particular case of a two-port network (fig.2.10) the s-parameters are designated
according to their physical meaning[12]:
 S11 - Input reflection coefficient
 S21 - Forward voltage gain
 S12 - Reverse voltage gain
 S22 - Output reflection coefficient
2-port
Network
V1
+
V1
-
V2
+
V2
-
Figure 2.10: Two-Port Network with the incident and reflected waves.
In receiver front-ends, the s-parameters are particularly useful in LNA design due the need
of input matching, and are associated with the concept of return loss. The return loss is
a figure of merit for signal reflection and indicates the fraction of the incident power that
is reflected back to the source. LNAs technical specifications usually include the input
return loss, defined as,
RL = −20log(|s11|) (2.30)
It is desirable to minimize the reflected power, so more power is transferred to the load.
Typically, designers aim for at least 10 dB return loss, which means that only a maximum
of 10% of the total power is reflected back.
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2.4 Noise
Noise arises in electronic circuits as a random variable, caused by physical phenomena due
to the nature of the materials or by external interferences. Noise is non deterministic and
its instantaneous value can not be foreseen. The presence of noise in circuits is inevitable,
and therefore, is important to analyze its impact on the degradation of signals of interest
and develop methods to minimize the its effect. In this section the main noise sources
present in CMOS transistors [3, 14] are described.
2.4.1 Thermal Noise
The thermal noise in circuits is due to the random motion of electrons causing a variation
of current. The thermal noise power can be quantified by
P = kT∆f (2.31)
that is proportional to the material temperature T (Kelvin), where k is Boltzmann’s
constant and ∆f is the bandwidth of the system. In a resistor, the average noise power
generated
V 2th = 4kTR∆f (2.32)
can be modeled by a voltage source in series with the resistor or by a current source in
parallel with it, as shown in fig. 2.11.
R
fkT
I n


42
fkTRVn  4
2
Figure 2.11: Resistor thermal noise models.
MOS transistors also exhibit thermal noise due to carrier motion through the channel, and
this noise can be represented by a current source in parallel with the conducting channel
(fig. 2.12). The noise generated when the device is operating in triode region is given by
[15]:
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I2n = 4kTγgd0∆f (2.33)
where gd0 is the drain-source conductance for VDS = 0 and γ is the noise excess fac-
tor(NEF) and has a value of unity for this bias condition. However, this result can be
extended to long-channel MOSFET devices operating in saturation [16],
I2n = 4kTγgm∆f (2.34)
by matching γ = 2/3. For short-channel and submicron MOSFETS, the value of γ has
higher values [17].
2
nI
Figure 2.12: Mosfet thermal noise representation.
For further analysis and notation simplicity let we assume that ∆f = 1 Hz, which means
that the noise is expressed per unit bandwidth (A2/Hz).
2.4.2 Shot Noise
Shot noise is caused by fluctuation of the current that crosses a potential barrier, such
as in a pn-junction. The diffusion of charge carriers, which leads the current is random,
because the carriers do not all have the same speed, causing the fluctuation of current
around an average value. The equivalent noise source is given by
I2ns = 2qIDC∆f (2.35)
where q is the electron charge and IDC is the DC current. Shot noise is more significant in
bipolar transistors, because both emmiter and collector currents are sources of shot noise,
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since they cross pn-junctions. In MOSFETs, the DC gate leakage current contributes
with shot noise, but it is usually very small and in most cases it can be neglected.
2.4.3 Flicker Noise
The flicker noise in FETs has origin in a physical phenomenon, somewhat unpredictable,
that is related with the interface between the gate oxide (SiO2) and silicon substrate (Si).
The random fluctuation of the number of carriers in the channel is caused by trapping
and release of carriers in the Si− SiO2 interface. Flicker noise is proportional to 1/f , so
it is dominant at low frequencies. It is represented by a voltage source in series with the
gate
V 2nf =
kf
coxW Lfαf
(2.36)
where kf is a process dependent constant, which is bias independent, and cox,W and
L, are the gate oxide capacitance per unit area, width, and length of the MOSFET,
respectively. A cleaner fabrication process results in lower values for kf . For p-channel
devices kf is lower than for n-channel, and thus, have less flicker noise. The exponent αf
is close to unity, and can have values between 0.7 and 1.2[16]. In this thesis, the values
kf = 4 × 10−23 V2F and αf = 1.2 are considered for the 130 nm technology [18]. This
type of noise is still subject of study with respect to its origins and modeling.
2.4.4 Noise Figure
The noise factor, F , or noise figure, NF, when expressed in dB, is the most common
measure of the noise generated by a circuit (characterized by a 2-port network). The
noise factor is defined as the ratio between the total noise power at the 2-port output and
the 2-port output noise power due to the input noise source only:
F =
Total output noise power
Output noise due to the source
(2.37)
In fig. 2.13 is represented a noisy 2-port with gain A. The noise factor is
F =
N2
A2N1
(2.38)
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where N2 is the total noise power available at the output and N1 is the noise power
available at the 2-port input.
VS
RS I1 I2
V1 V22-port
RL
Figure 2.13: Noisy 2-port with gain A
If the ports are adapted and a power signal S1 is applied from generator, then by the
maximum power transfer theorem, the signal power is transferred entirely to the 2-port,
and so is the signal power S2 from the 2-port output to the load resistor RL. The power
gain is
A2 =
S2
S1
(2.39)
so,
F =
N2
A2N1
=
S1
N1
S2
N2
=
(S/N)i
(S/N)o
(2.40)
The last equation relates the noise factor with the signal to noise ratios at the input and
output of the 2-port, which shows the degradation of the signal to noise ratio due to the
noise introduced by the 2-port. When no additional noise is introduced by the 2-port,
F = 1.
2.5 Nonlinear Distortion
The performance related to linearity can be characterized by the 1 dB compression point
and the 3rd-order intermodulation product. These parameters appear in the systems
specification.
A linear system when excited by an input signal generates an output signal proportional
to the input. Most devices have non-linear characteristic, and if they are memoryless and
time invariant, then their operation may be represented by a Taylor series, i.e,
y = a0 + a1x+ . . .+ anx
n (2.41)
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The terms used to represent these devices depend the type of non-linearity, its represen-
tation being more accurate if more terms are used.
2.5.1 Harmonics
Nonlinear devices generate harmonics. A nonlinear device characterized by a third-order
polynomial is usually a good approximation, that simplifies the calculations. If the input
signal is sinusoidal,
vi(t) = Vmcos(ωf t) (2.42)
the output is
y(t) = a0 + a1Vmcos(ωf t) + a2V
2
mcos
2(ωf t) + a3V
3
mcos
3(ωf t) (2.43)
or
y(t) = a0 +
a2V
2
m
2︸ ︷︷ ︸
DC component
+
(
a1Vm +
3a3V
3
m
4
)
cos(ωf t)︸ ︷︷ ︸
1stHarmonic(fundamental)
+
a2V
2
m
2
cos(2ωf t)︸ ︷︷ ︸
2ndHarmonic
+
a3V
3
m
4
cos(3ωf t)︸ ︷︷ ︸
3rdHarmonic
(2.44)
A nonlinearity of order n generates n harmonics with multiples of the fundamental fre-
quency (nωf ). The even order coefficients affect the DC component, whereas the odd
order coefficients have impact on the fundamental frequency amplitude.
2.5.2 Intermodulation Product
If, instead of applying a single sinusoidal signal at the non-linear device input, two signals
are applied with different frequencies:
vi(t) = V1cos(ω1t) + V2cos(ω2t) (2.45)
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intermodulation products are generated at the output, given by:
y(t) =a0 + a1(V1cos(ω1t) + V2cos(ω2t))+
a2
[
V 21
2
(1 + cos(2ω1t)) +
V 22
2
(1 + cos(2ω2t))+
V1V2(cos((ω1 + ω2)t) + cos((ω1 − ω2)t))
]
+
a3

(
3
4
V 31 +
3
2
V1V
2
2
)
cos(ω1t) +
(
3
4
V 32 +
3
2
V2V
2
1
)
cos(ω2t)+
3
4
V 21 V2(cos((2ω1 + ω2)t) + cos((2ω1 − ω2)t))+
3
4
V 22 V1(cos((2ω2 + ω1)t) + cos((2ω2 − ω1)t))+
3
4
V 31 cos(3ω1t) +
3
4
V 32 cos(3ω2t)
 (2.46)
In addiction to harmonics, intermodulation products appear at frequencies nω1 ±mω2.
Fig. 2.14 illustrates the intermodulation products for a particular case of a nonlinearity
of order 3 (IM3).
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Figure 2.14: Frequency spectrum showing the intermodulation products of a nonlinear
device of order 3.
2.5.3 1 dB Compression Point
The 1 dB compression point is a linearity measure of a circuit and is defined as the output
signal power that corresponds to a difference of 1 dB from the ideal (linear) circuit, as
shown in fig. 2.15. In that point, the saturation is reached and consequently degrades the
signal.
2.5.4 Third-order Intercept Point
The third-order intercept point (IP3) is defined as the point at which the curves of power
output of the fundamental frequency and of the third-order intermodulation product
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Figure 2.15: Definition of 1 dB compression point.
would intercept if they were linear, i.e, when the amplitude of the fundamental frequency
would be equal to the amplitude of the third-order intermodulation product. A practical
rule that is employed in most radio frequency amplifiers is that the 1 dB compression
point falls approximately 10 dB below the intercept point. The specification of IP3 is
usually input-referred (IIP3), but can also output-referred (OIP3), as illustrated in fig.
2.16.
Pin
1 dB
Pout
(dB)
(dB)
P1dB
OIP3
IIP3
IM3
Figure 2.16: Definition of IP3.
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2.6 Low Noise Amplifiers
In this section, typical requirements and LNA topologies are discussed. The LNA, is
typically the first amplifying stage. The LNA input impedance should match the antenna
characteristic impedance to maximize the power transfer. The LNA should provide enough
gain for the required SNR, and at the same time the noise factor should be low to introduce
a minimum noise in the system. The fulfillment of these specifications, when several blocks
are connected in cascade, require additional considerations. For example, the overall noise
factor of a cascade stages is given by Friis formula [19]:
F = F1 +
F2 − 1
G1
+
F3 − 1
G1G2
+ · · ·+ Fn − 1
G1G2 × · · · ×Gn−1 (2.47)
where Fn and Gn are the noise factor and the available power gain of the n
th stage. From
(2.47) it is seen that the noise factor of the first stage (LNA) is dominant, and that its
gain should be large enough to reduce the noise contributions of the subsequent stages.
The overall performance of cascaded stages in terms of linearity can be characterized by
equation[1]:
1
IIP3
=
1
IIP3,1
+
G1
IIP3,2
+
G1G2
IIP3,3
+ · · · (2.48)
where IIP3,i and Gi, are the input referred third-order intercept point, expressed in power,
and the power gain of the ith stage, respectively. The stage with the worst IIP3 limits
the the overall system linearity. The gain of preceding stages affects directly the IIP3 of
the last stage, but a low noise figure demands a high gain for the first stage. So, there is
a trade off between noise and linearity.
Concerning the bandwidth LNAs can be either narrowband, multi-band or wideband. An
overview of the main existing LNA topologies for CMOS technology are presented next
[20, 21, 22].
2.6.1 Narrowband LNAs
Common-Source LNA with Degeneration
The common-source (CS) LNA with inductive degeneration is one of the most used topolo-
gies to design a narrowband LNA, because it allows low noise figure, high gain, and easy
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input matching. The input impedance of the CS LNA (fig. 2.17) is:
Zin = s(Lg + Ls) +
1
sCgs
+
gm
Cgs
Ls (2.49)
RL
Ls
Lg
Zin
Figure 2.17: Common-Source LNA with inductive degeneration.
where the inductances Ls and Lg are chosen to resonate with the device capacitance Cgs
at the frequency operation
ω0 =
1√
(Lg + Ls)Cgs
(2.50)
This eliminates the imaginary part of Zin and the term
gm
Cgs
Ls is set to match 50 Ω. The
inductance Lg gives degree of freedom in the LNA design, since the gain is proportional
to gm. The use of inductors, which are ideally noiseless, improves the noise factor, but it
increases significantly the die area of the LNA. RF options (thick metal layer for high Q
inductors), and the large die area, increase the production cost.
2.6.2 Wideband LNAs
2.6.2.1 Common-Source with Resistive Input Matching
The simplest way to get a stable input impedance is to use resistive input matching. The
CS stage, shown in fig. 2.18, employs this technique, in which a resistor is in parallel with
the amplifier input. However, this resistor introduces a significant amount of noise.
Assuming that the amplifier has an available power gain Ap and a noise power at output
Pn, due to internal sources only, if the source has an impedance RS, the noise factor can
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ZL
Rin
Zin
Figure 2.18: Common-Source stage with resistive input matching.
be expressed by:
F =
Total output noise
Total output noise due to source only
=
4kTRSAp + 4kTRinAp + Pn
4KTRSAp
= 2 +
Pn
4KTRSAp
(2.51)
which gives a noise figure of at least 3 dB.
2.6.2.2 Common-Gate
The common-gate topology (fig. 2.19) has an intrinsic wideband response, which is one of
the reasons why it is widely used to implement LNAs. In a first order analysis, its input
impedance is approximately 1
gm
, and gm can be easily dimensioned to achieve the input
impedance matching.
ZL
Zin
Vbias
Figure 2.19: Common-Gate LNA.
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To estimate the lower bound of the noise factor, only the transistor thermal noise is
considered. If it is referred to the input, we obtain:
F = 1 + γgd0RS = 1 +
γ
α
gmRS (2.52)
where α ≈ gm
gd0
. For long channel devices, the noise excess factor γ is 2
3
and the short-
channel effects can be neglected (α = 1) [17]. With matching gmRS = 1. Thus, the
minimum noise factor is about F = 5
3
, which corresponds a noise figure of 2.2 dB. However,
the CG-LNA has a disadvantage, since gm is imposed by the matching condition, the gain
being only dependent on the load ZL. Increasing ZL increases the gain, but also increases
the noise, which will limit the gain possible to achieve. In practice, the CG-LNA has
typical noise figures values above 3 dB. A detailed analysis of the CG is performed in the
next chapter.
2.6.2.3 LNA with resistive shunt feedback
The wideband LNA represented in fig. 2.20(a) uses the feedback resistor RF for matching.
Accordingly to the incremental model (fig. 2.20(b)), the input impedance is:
Zin =
RF + ZL
sCgs(RF + ZL) + 1 + gmZL
=
(
1
sCgs
//
RF + ZL
1 + gmZL
)
(2.53)
which depends of many parameters, so, some assumptions will be made. For frequencies
such that Cgs is negligible, the gate is seen like a high impedance, and assuming that
ZL >> RF the input impedance simplifies to 1/gm.
Using a similar analysis, for low frequencies the gain is
Av =
(1− gmRF )ZL
RF + ZL
(2.54)
and if the load ZL is high, gmRF >> 1, the gain is simplified into:
Av ≈ −gmRF (2.55)
This approximation is useful when considering the noise factor, that is found to be [23]:
F = 1 +
RF
RS
(
1 + gmRS
1− gmRF
)2
+
1
RSZL
(
RF +RS
1− gmRF
)2
+
γgm
αRS
(
RF +RS
1− gmRF
)2
(2.56)
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ZL
Cgs
Zin
RF
(a)
ZL
gmVgs
Vo
RF
Cgs
Zin
Vgs
(b)
Figure 2.20: LNA with resistive shunt feedback: (a) schematic (b) low and medium
frequencies small signals model.
and at a first sight, by increasing the term gmRF the noise factor is reduced and the gain
is enhanced, as intended. gm is set by the input matching condition, and RF is increased,
the previous assumption of having a high load ZL compared to RF is no longer valid. So,
gm and RF have to be carefully dimensioned to achieve an optimal performance.
2.6.3 Discussion
The basic LNA architectures were presented above in the single-ended form, but a differ-
ential structure could be used instead. To transform the signal from the antenna into a
differential signal, a balun would be required which introduces extra loss and additional
noise.
The narrowband LNAs present good noise figure, high gain, and accurate matching due
to the LC tunning for the frequency of interest, but inductors occupy a large area and
increase significantly the chip cost. Wideband LNAs are typically inductorless, suitable
for systems with low area and with specifications that are not critical. With the scaling
of CMOS technology it is possible to achieve low power, low cost, and an acceptable
noise figure, and inductorless wideband LNAs became a competitive choice to implement
multi-band LNAs. These can be implemented by using narrowband LNAs in a multiple
input stage, or by wideband LNA with a band-pass filter for each band.
Chapter 3
Common Gate Stage
The common gate stage (fig. 3.1) is a widely known amplifier topology, which will be
used as one of the stages in the proposed LNA architecture. In this chapter, a theoretical
analysis to obtain the key parameters of the LNA (input matching, gain, NF) is done,
and different levels of approximation are performed. Equations are validated by circuit
simulation with in a 130 nm CMOS technology.
3.1 Theoretical Analysis
In this section we review some known expressions for input impedance, gain, and noise
figure. For each parameter we derive three equations that depends on the model used to
RD
VS
   
VDD
RS
Vbias
Vout
Figure 3.1: Common Gate Stage.
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represent the transistor, starting with the most simplified model till a more complex one
including the parasitic capacitances.
3.1.1 Low frequency model neglecting ro
The small signal model for low frequencies of the CG stage is represented in fig.3.2, where
transistor’s output impedance is neglected for simplicity. Since the signal(Vin) is applied
in transistor’s source terminal, the bulk effect has to be considered, represented in the
model by a voltage controlled current source(VCCS) that depends on source-bulk voltage
(Vsb).
Vout
+
-
Vgs
gmVgs
RD
gmbVsb
RS
VS
i
i
Vin
Figure 3.2: Simplified CG small signal model for low frequencies.
Gain
The signal present at output is given by
Vout = RDi (3.1)
Noting that Vsb = −Vgs = Vin , the current i can be expressed as
i = gmbVsb − gmVgs = (gm + gmb)Vin (3.2)
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and then substituting on (3.1), we obtain the CG gain
AvCG 0 =
Vout
Vin
= (gm + gmb)RD (3.3)
Input Impedance
The input impedance is viewed from the source, as shown in fig. 3.3.
Vout
+
-
Vgs
(gm+gmb)Vgs
RD
i
i
Zin
Vin
Figure 3.3: Input impedance.
The current i that flows into the transistor source is
i = −(gm + gmb)Vgs = (gm + gmb)Vin (3.4)
and the input impedance is
ZinCG 0 =
1
gm + gmb
(3.5)
Noise
The three major noise sources in the circuit are considered: thermal noise generated by
the resistors and transistor, and flicker noise. These noise sources are represented in fig.
3.4(a).
To obtain the total noise power at the output, V 2n,out, we have to sum (assuming indepen-
dent noise sources) all the noise contributions at output using the superposition theorem.
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Figure 3.4: CG noise model: (a)circuit, (b)small signal equivalent circuit.
Thermal noise due to source resistor RS
Let us consider now only the thermal noise source Vn,RS due to RS, as shown in fig. 3.5
(gm+gmb)Vgs
RD
2
,RsnV
RS
2
,outnRsV
+
-
Vgs
i
i
Figure 3.5: Thermal noise representation from the source resistor.
At output we have the noise generated by RS, resulting from the current i, which passes
trough RD,
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VnRS ,out = iRD = −(gm + gmb)VgsRD (3.6)
Applying the KVL from the gate to ground, we verify that Vgs − iRS + Vn,RS = 0 and,
therefore:
Vgs = iRS − Vn,RS ⇔ Vgs =
VnRS ,out
RD
RS − Vn,RS (3.7)
Then substituting (3.7) on (3.6) and solving,
VnRS ,out =
Vn,RS(gm + gmb)RD
1 + (gm + gmb)RS
(3.8)
Turning (3.8) in terms of power, the output noise power due to RS is:
V 2nRS ,out =
V 2n,RS(gm + gmb)
2R2D
(1 + (gm + gmb)RS)2
= 4kTRS
[
(gm + gmb)RD
1 + (gm + gmb)RS
]2
(3.9)
Flicker noise
The flicker noise is modeled as a voltage noise source(Vn,f ) in series with the transistor
gate (fig. 3.6).
gmVgs
RD
RS
2
,outnfV
+
-
Vgs
2
, fnV
gmbVsb
i
i
Vsb
Figure 3.6: Flicker noise representation.
From the gate to ground we have Vn,f = Vgs + Vsb, where
Vsb = −iRS (3.10)
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and consequently:
Vgs = iRS + Vn,f (3.11)
where the current i is given by
i = gmbVsb − gmVgs (3.12)
Replacing (3.10) and (3.11) on (3.12), and solving in order to i,
i = − Vn,fgm
1 +RS(gm + gmb)
(3.13)
Now, we can compute the voltage noise at output(Vnf,out) due to flicker noise,
Vnf,out = iRD = − Vn,fgmRD
1 +RS(gm + gmb)
(3.14)
and in terms of power, we have
V 2nf,out =
V 2n,f (gmRD)
2
(1 +RS(gm + gmb)2
=
kf
CoxWLfαf
(
gmRD
1 +RS(gm + gmb)
)2
(3.15)
(gm+gmb)Vgs
RD
RS
+
-
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1,nI
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,1 outnV
Vsb
Figure 3.7: Transistor thermal noise.
Transistor thermal noise
The thermal noise of the transistor is represented by a current source(In,1) between the
drain and source(fig. 3.7), so the current that flows into resistor RD is
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i = − ((gm + gmb)Vgs + In,1) = − ((gm + gmb)iRS + In,1)⇔
i =
In,1
1 + (gm + gmb)RS
(3.16)
and, the noise power due to In,1 present at output is
V 2n1,out = (iRD)
2 = I2n,1
(
RD
1 + (gm + gmb)RS
)2
⇔
V 2n1,out = 4kTγgm
(
RD
1 + (gm + gmb)RS
)2
(3.17)
Thermal noise due to load resistor (RD)
The noise due to load resistor RD, is represented in the small signal model in fig. 3.8.
For simplicity, the noise power will be computed referred to the input VnRD,in without
considering RS.
(gm+gmb)Vgs
RD
RS
+
-
Vgs
2
, DRn
I
2
,outnRD
V
Figure 3.8: CG Load resistor thermal noise
The noise present at output (VnRD,out) is only due to the noise current (In,RD) that passes
through RD, which is
VnRD,out = In,RDRD (3.18)
The noise at input is the output noise divided by the gain of the CG stage Av, given in
(3.3),
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VnRD,in =
VnRD,out
Av
=
In,RDRD
Av
(3.19)
In order to take into account the effect of RS in the circuit’s transfer function, let us
consider the Thevenin’s equivalent circuit of the CG stage (fig. 3.9), where Zin is the
input impedance given in (3.5) [24].
ZinVS
RS
Vin
Figure 3.9: CG equivalent circuit.
The signal present at input is the source signal multiplied by a resistive divider term (α),
Vin =
Zin
RS + Zin
=
1
1 + (gm + gmb)RS
VS = αVS (3.20)
where
α =
1
1 + (gm + gmb)RS
(3.21)
So, the noise power at output caused by RD (considering RS) is
V 2nRD,out = α
2V 2nRD,inA
2
v =
4kTRD
(1 + (gm + gmb)RS)2
(3.22)
Noise Factor
Since all the noise sources are independent, and consequently the total output noise power
(V 2n,out), shown in fig. 3.4(b), is given by the sum of all noise power contributions at the
output,
V 2n,out = V
2
nRS ,out
+ V 2nf,out + V
2
n1,out + V
2
nRD,out
(3.23)
So, by the definition of noise factor (2.37), we have
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F =
V 2n,out
V 2n,RS(αAv)
2
= 1 +
kf
4kTRSCoxWLf
(
gm
gm + gmb
)2
+
γgm
RS(gm + gmb)2
+
1
RSRD(gm + gmb)2
(3.24)
3.1.2 Low frequency model considering ro
In the previous section, it was assumed that the transistor output impedance(ro) was
infinite. Here, we derive the expressions for the same parameters considering the effect of
ro, which is modeled with a resistor between the transistor’s source and drain (fig. 3.10).
Vout
+
-
Vgs
(gm+gmb)Vgs
RD
RS
VS
i
i
ro
Zin
Vin
iro
Figure 3.10: CG small signal model for low frequencies.
Gain
Analyzing the circuit, it can be seen the current that flows through RS is the same that
goes into RD, thus,
i =
Vout
RD
(3.25)
Using a nodal analysis on the drain, the current iro is
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iro =
Vout
RD
+ (gm + gmb)Vgs (3.26)
where,
Vgs = iRS − VS = Vout
RD
RS − VS (3.27)
In the terms of KVL, the output voltage (Vout) can be expressed as,
Vout = VS − iRS − iroro (3.28)
and solving we obtain the transfer function:
Av =
Vout
VS
=
RD(1 + ro(gm + gmb))
RD + ro +RS(1 + ro(gm + gmb)
(3.29)
and turning RS = 0, the CG stage gain is
AvCG 1 =
Vout
Vin
=
RD(1 + ro(gm + gmb))
RD + ro
(3.30)
Input Impedance
According to fig. 3.10, the input voltage Vin is the sum of drop voltages trough ro and
RD,
Vin = roiro +RDi (3.31)
where,
iro = i+ (gm + gmb)Vgs (3.32)
and substituting (3.32) on (3.31), where Vgs = −Vin, the input impedance is
ZinCG 1 =
vin
i
=
ro +RD
ro(gm + gmb) + 1
(3.33)
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Figure 3.11: CG small signal noise model for low frequencies.
Noise
The small signal noise model for low frequencies is represented in fig. 3.11.
Thermal noise due to source resistor RS
Considering only, the noise source from RS, at the output we have
V 2nRS ,out = V
2
n,RS
A2v (3.34)
where the term Av is the global transfer function obtained in (3.29), leading to
V 2nRS ,out = 4kTRS
[
ro(gm + gmb)RD + 1
ro +RS(ro(gm + gmb) + 1) +RD
]2
(3.35)
Flicker noise
The noise voltage at the output Vnf,out is generated by the current i that passes trough
RD d(fig. 3.12).
According to the currents flow, the current i is
i = −gmVgs + gmbVsb + (Vsb − Vnf,out)
ro︸ ︷︷ ︸
iro
(3.36)
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Figure 3.12: Flicker noise representation.
where Vsb = −iRS and consequently Vgs = Vn,f + iRS, and then i can be expressed as
i = − (gmVn,f +
Vnf,out
ro
)
1 +RS(gm + gmb +
1
ro
)
(3.37)
and the output flicker noise due to flicker is
Vnf,out = iRD = − gmroRD
ro +RD +RS(ro(gm + gmb) + 1)
Vn,f (3.38)
which in terms of power is
V 2nf,out =
(
gmRDro
ro +RD +RS(ro(gm + gmb) + 1)
)2
kf
coxWLfαf
(3.39)
Thermal noise of the transistor
Similarly to the previous case, to determine the output noise voltage Vn1,out originated
by the transistor thermal noise, we must obtain the output current i expression, which
analyzing the circuit output node (fig. 3.13) is
i = −(gm + gmb)Vgs + In,1 + Vsb − Vn1,out
ro
(3.40)
Since the gate of the transistor is connected to ground, we have Vgs = −Vsb = iRS, and
solving equation (3.40) the current i is
i =
In,1 − Vn1,outro
1 +RS(gm + gmb +
1
ro
)
(3.41)
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Figure 3.13: Transistor thermal noise representation.
The noise voltage generated at output is,
Vn1,out = iRD = In,1
roRD
ro +RD +RS(ro(gm + gmb + 1))
(3.42)
and the noise power is,
V 2n1,out = 4kTγgm
(
roRD
ro +RD +RS(ro(gm + gmb + 1))
)2
(3.43)
Thermal noise of load resistor
The small signals model representing the thermal noise of RD, is shown in fig. 3.14.
(gm+gmb)Vgs
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Figure 3.14: CG Load resistor thermal noise.
To simplify the circuit analysis, the output noise is computed without considering the
effect of RS, and it is referred to input. The output noise power is,
V 2nRD,out
′
= I2n,RD
(
roRD
ro +RD
)2
=
4kT
RD
(
roRD
ro +RD
)2
(3.44)
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To refer this noise power at the input, we must divide it by CG square gain obtained in
(3.30),
V 2nRD,in =
V 2nRD,out
′
A2vCG
=
4kT
RD
(
roRD
(ro(gm + gmb) + 1)RD
)2
(3.45)
The output noise power of the original circuit (including RS), is calculated by multiplying
the noise power at input by the transfer function obtained in (3.29). The noise power at
output is,
V 2nRD,out = V
2
nRD,in
A2v = 4kTRD
(
ro
ro +RD +RS(ro(gm + gmb) + 1)
)2
(3.46)
Noise Factor
The total output noise power V 2n,out is given by the sum of all individual contributions of
noise at the output,
V 2n,out = V
2
nRS ,out
+ V 2nf,out + V
2
n1,out + V
2
nRD,out
(3.47)
and the noise factor is,
F = 1 +
1
RS(gm + gmb +
1
ro
)2
(
γgm +
1
RD
+
kfg
2
m
4kTcoxWLfαf
)
(3.48)
3.1.3 Model with parasitic capacitances
In the most complete model of the CG stage, the parasitic capacitances are taken into
account, as shown in fig. 3.15(a), where cgs, cgd, cdb and csb are the gate-source, gate-drain,
drain-bulk, and source-bulk capacitances, respectively.
From (fig. 3.15(b)), Cgs and Csb are connected to the same nodes, and they will be referred
as CS = Cgs + Csb. The same observation is made for Cgd and Cdb, that will be referred
as CL = Cgd + Cdb. At this point, we can simplify the circuit of fig. 3.15(b) into the one
represented in fig. 3.16, where the impedance ZL is the parallel between CL and RD.
ZL = (RD//CL) =
RD
sRDCL + 1
(3.49)
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Figure 3.15: CG stage with parasitic capacitances: (a)circuit, (b)equivalent small
signals model.
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Figure 3.16: CG simplified small signals model.
Gain
To obtain the circuit transfer function of fig. 3.16, a nodal analysis is performed at nodes
N1 and N2. From N2 we derive an equation for the current iRS , which passes trough RS,
iRS = i− iCS = −
Vout
ZL
+ sCSVgs (3.50)
Performing now the KVL across the source to ground and using (3.50) we have,
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Vgs + iRSRS + VS = 0⇔ Vgs =
−VoutRS
ZL
− VS
1 + sCSRS
(3.51)
By inspection of node N1, we derive the current iro as,
iro = i− (gm + gmb)Vgs = −Vout
ZL
− (gm + gmb)Vgs (3.52)
Vout is defined by,
vout = iroro − Vgs (3.53)
and replacing (3.51) and (3.52) in (3.53), we obtain,
Av(s) =
Vout(s)
VS(s)
=
RD(ro(gm + gmb) + 1)
as2 + bs+ c
(3.54)
where,
a = CSCLRSRDro
b = CL(roRD +RSRDro(gm + gmb) +RSRD) + CSRS(ro +RD)
c = ro +RD +RS(ro(gm + gmb) + 1)
and if RS = 0, we get the CG gain,
AvCG(s) =
RD(ro(gm + gmb) + 1)
sCLroRD + ro +RD
(3.55)
Input Impedance
To derive the input impedance, let us consider the currents directions defined on fig. 3.17.
At the input node, the current that flows into the circuit is,
i = sCSVin + (gm + gmb)Vin − iro (3.56)
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Figure 3.17: CG input impedance.
The current iro can be obtained in terms of Vin by solving the following equations system:
iro =
Vx−Vin
ro
Vx = −(iro + (gm + gmb)Vin)ZL
⇒ iro = (gm + gmb)VinZL − Vin
ro + ZL
(3.57)
Substituting (3.57) on (3.56), we obtain,
Vin
i
=
ro + ZL
sCS(ro + ZL) + ro(gm + gmb) + 1
(3.58)
Regarding that ZL is given by (3.49), we obtain
ZinCG(s) =
sroRDCL + ro +RD
s2CSCLroRD + s(CS(ro +RD) + CL(RD + roRD(gm + gmb))) + ro(gm + gmb) + 1
(3.59)
3.2 Circuit Implementation and Biasing
The CG stage, is used for input matching with the antenna (50 Ω). The circuit biasing
(fig. 3.18) is made by using a current source ID. The capacitor at the input decouples
the AC signal source from the DC component.
As a starting point to biasing the transistor, the following considerations are taken into
account:
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Figure 3.18: CG stage biasing circuit.
 The input impedance, is close to 1
gm
, so it is necessary a gm ≈ 20 mS.
 A value of 100 Ω is chosen for the load resistor RD, to obtain some gain.
 The bias current IDC should be low to reduce the power consumption and large
enough to get an adequate voltage drop across the load resistor to provide a suitable
output signal range. For these reasons, a bias current of 2 mA is chosen.
 The bias voltage Vbias is used to adjust the gate-source voltage VGS in order to
maintain the transistor’s operating point in the active region(VDS ≥ VGS − Vtn).
Besides that, the source voltage VS should allow some margin for the case when the
ideal current source ID is substituted by a transistor operating like a current source.
3.2.1 Biasing Process
The MOSFET drain current for a transistor biased in the active region is,
ID = kn
W
2L
V 2dsat (3.60)
where Vdsat = VGS − Vtn. For specific values of ID and gm, Vdsat is obtained
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Vdsat =
2ID
gm
(3.61)
and the value of VGS is imposed. We use the minimum L (120 nm), and from (3.60)
the channel width (W ) is calculated. Considering the design values above, the CG stage
operation point is fully characterized. The drain and source node voltages are
VD = Vdd −RDID (3.62)
VS = Vbias − VGS (3.63)
The values used in the first dimensioning are listed on table 3.1, and the simulation results
for the DC operation point are compared in table 3.2 with the theoretical values.
RS (Ω) RD (Ω) W (µm) L (µm) VDD (V) Vbias (V) ID (mA)
50 100 22.86 0.12 1.2 1 2
Table 3.1: Simulation Parameters.
Parameter Theoretical Simulated
gm (mS) 20 14.72
VDS (mV) 581 577.1
Vdsat (mV) 200 151
VGS (mV) 581 577.1
Table 3.2: Common-Gate DC Operating Point.
The values of gm and Vdsat are lower than the theoretical ones, so W must be increased
to 36.5 µm (for the same bias current) to achieve the desired value. Table 3.3 shows the
final values.
Parameter Value
gm (mS) 20
VDS (mV) 528.7
Vdsat (mV) 125.1
VGS (mV) 528.7
Table 3.3: Final DC Operating Point.
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3.3 Simulation Results
This section shows the simulation results for the biasing in table 3.3 and the comparison
with the theoretical expressions. The real part of the input impedance is shown in fig.
3.19(a). Equation (3.5) for ZinCG 0, used to obtain 50 Ω, is a reasonable starting point,
(a) (b)
Figure 3.19: CG Input Impedance: (a)Real part, (b)Imaginary part.
but the input impedance depends also on ro and RD, and equation (3.33) for ZinCG 1 is
accurate for the required frequency range (up to 10 GHz). The plot of Zincg from (3.59)
is close to the simulated one, which confirms the theory. This is a complex equation
used to verify the limits of the application, since for frequencies higher than 10 GHz, the
imaginary part (fig. 3.19(b)) starts to be significant due to parasitic capacitances.
The gain (fig. 3.20) is constant for a wide band, which gives some margin to gain opti-
mization. There is as slight divergence between the simulated and theoretical curve from
(3.55). The frequency where AvCG starts to decrease, is higher than in the simulation be-
cause the complete model considered does not takes into account all the parasitics effects.
The results for the noise figure are shown in fig. 3.21 where, NF 0 and NF correspond
to equations (3.24) and (3.48), respectively. We assume a value for noise excess factor of
γ=1 for simplicity. Note that the CG configuration presents a considerable noise figure
due to the resistive input matching, which adds at least 3 dB to the noise figure, which is
a major drawback.
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Figure 3.20: CG Gain.
Figure 3.21: CG Noise Figure.

Chapter 4
Common Source Stage
The common-source stage (CS) is one of the most used single-stage amplifier topologies,
typically used as a voltage or transconductance amplifier. The principal features of this
stage are the high input and output impedances and a potential high voltage gain. Since
the input impedance cannot be matched to 50 Ω, this circuit is not suitable for a single
stage wideband LNA [25].
The CS is used for narrowband LNAs by inserting a source-degeneration inductor between
the source of the MOSFET and ground. This provides an effective resistive input without
contributing additional noise, and gate inductors can be used to optimize the noise figure.
A CS stage connected with the CG stage leads to a balun LNA, which will be studied in
next chapter.
4.1 Theoretical Analysis
As for the CG stage, we derive equations for: input impedance, gain, and noise factor,
starting by the simplest transistor model and progressing towards a more complex one
including the parasitic capacitances.
4.1.1 Low frequency model neglecting ro
In the common-source stage (fig. 4.1(a)), the input signal is applied to the gate, which is,
physically isolated from the transistor channel, and therefore, for low frequencies the input
67
Chapter 4. Common Source Stage 68
impedance is assumed to be infinite. Since the source and the bulk are both connected to
the ground, there is no body effect (fig. 4.1(b)).
Vdd
RD
Vin
Vout
(a)
Vin Vout
+
-
Vgs
gmVgs
RD
(b)
Figure 4.1: Common-source stage: (a)circuit, (b)small signal model.
Gain
Analyzing the circuit of fig. 4.1(b) we obtain
Vout = −gmVinRD ⇔
AvCS 0 =
Vout
Vin
= −gmRD (4.1)
Noise
The major noise sources are represented in fig. 4.2(a): RS and RD thermal noise, Vn,RS
and Vn,RD ; flicker noise source Vn,f and the transistor thermal noise In,1. Fig. 4.2(b) shows
the small signal model.
The analysis is performed considering each noise source at once, assuming that all noise
sources are uncorrelated, and applying the superposition theorem.
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Figure 4.2: CS noise sources: (a)circuit, (b)small signal model.
Thermal noise of RS
The noise due to the source resistor Vn,RS (fig. 4.3) is present at the input. At the output
this noise appears multiplied by the CS gain.
In terms of power, the noise at output is,
V 2nRS ,out = V
2
n,RS
A2vCS 0 = 4kTRSg
2
mR
2
D (4.2)
Flicker noise
The circuit with the flicker noise source is represented in fig. 4.4. This noise is represented
by a voltage source Vn,f in series with the gate of the transistor, so the result is the same
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2
,RsnV
RS
RD
2
,outnRsV
VDD
Figure 4.3: Source resistor thermal noise.
2
, fnV
RD
2
,outnfV
VDD
RS
Figure 4.4: Flicker noise.
as for the source resistor thermal noise,
V 2nf,out = V
2
n,fA
2
vCS 0 =
kf
WLcoxfαf
g2mR
2
D (4.3)
Thermal noise of the transistor
The thermal noise of the transistor is modeled by the current source In,1. We eliminate
all other independent sources (fig. 4.5(a)), reducing the equivalent circuit as shown in fig.
4.5(b).
Then the output noise power due to thermal noise is,
V 2n1,out = I
2
n,1R
2
D = 4kTγgmR
2
D (4.4)
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,1 outnV
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Figure 4.5: CS transistor thermal noise: (a)equivalent circuit, (b)simplified circuit.
Thermal noise of the load resistor RD
The thermal noise source of the load resistor In,RD , which is in parallel with the output,
is shown in fig. 4.6.
2
, DRn
I
RD
2
,outnRD
V
Figure 4.6: CS thermal noise of load resistor.
The output noise power is then
V 2nRD,out = I
2
n,RD
R2D =
4kT
RD
R2D = 4kTRD (4.5)
Noise Factor
The noise factor is
F =
V 2n,out
V 2n,RSA
2
vCS 0
=
V 2nRS ,out + V
2
nf,out + V
2
n1,out + V
2
nRD,out
V 2n,RSA
2
vCS 0
= 1 +
kf
4kTRSWLcoxfαf
+
γ
RSgm
+
1
RSRDg2m
(4.6)
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4.1.2 Low frequency model with ro
If the output impedance ro is included we have the circuit in fig. 4.7(a).
Vin Vout
+
-
Vgs
gmVgs
RDro
(a)
gmVgs
2
1,nI
2
, DRn
I
RD
2
,RsnV
RS
2
,outnV
+
-
Vgs
2
, fnV
ro
(b)
Figure 4.7: CS model for low frequencies: (a)equivalent circuit, (b) noise model.
Gain
Since ro is in parallel with the load resistor RD, the gain is
AvCS 1 = −gm roRD
ro +RD
(4.7)
Noise
The noise model with ro included is represented in fig. 4.7(b). Since the inclusion of ro
does not introduce any additional noise source because the thermal noise of the transistor
is only defined by In,1, the only change, as for the gain, is the replacement of RD by the
parallel of ro and RD in the equations of noise from (4.2) to (4.5),
V 2nRS ,out = 4kTRSg
2
m
(
roRD
ro +RD
)2
(4.8)
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V 2nf,out =
kf
WLcoxfαf
g2m
(
roRD
ro +RD
)2
(4.9)
V 2n1,out = 4kTγgm
(
roRD
ro +RD
)2
(4.10)
V 2nRD,out =
4kT
RD
(
roRD
ro +RD
)2
(4.11)
Thus, the noise factor is,
F = 1 +
kf
4kTRSWLcoxfαf
+
γ
RSgm
+
1
RSRDg2m
(4.12)
Regarding the equation obtained, we observe that it is the same result as given in (4.6);
hence we can conclude here that the inclusion of ro in the model does not affect the noise
factor.
4.1.3 Model with parasitic capacitances
In the complete model (fig. 4.8), there are the parasitic capacitances at the gate-source,
gate-drain, and drain-bulk junctions, Cgs, Cgd, and Cdb, respectively. The capacitance
between source and bulk does not appear because these nodes are both connected to
ground.
Vout
Vgs
gmVgs
RDroVS
RS
Cgd
CdbCgs
N1 N2
Figure 4.8: CS equivalent circuit with parasitic capacitances.
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Gain
Analyzing we derive the following equations,
 At node N1:
Vgs − VS
RS
+ VgssCgs + (Vgs − Vout)sCgd = 0 (4.13)
 At node N2:
gmVgs +
Vout
ro
+ VoutsCdb +
Vout
RD
+ (Vout − Vgs)sCgd = 0 (4.14)
Solving (4.14) in order to Vgs we obtain,
Vgs = −
Vout(
1
ro
+ sCdb +
1
RD
+ sCgd)
gm − sCgd (4.15)
Substituting (4.15) on (4.13),
Av(s) =
Vout
VS
(s) =
(sCgd − gm)roRD
as2 + bs2 + c
(4.16)
where,
a = roRSRD(CdbCgs + CdbCgd + CgdCgs)
b = RSRD(Cgs + Cgd) + roRD(Cdb + Cgd(1 + gmRS)) + roRS(Cgs + Cgd)
c = ro +RD
From (4.16) we obtain the CS gain,
AvCS(s) =
(sCgd − gm)roRD
sroRD(Cdb + Cgd) + ro +RD
(4.17)
Input impedance
In the previous sections, it was assumed that the input impedance was infinite, but now
there are the parasitic capacitances, as represented in fig. 4.9(a).
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Cdb
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Vout
Zin
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X Y
Zout
Zin
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ZMiller
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Figure 4.9: Application of Millers theorem: (a)CS with parasitic capacitances,
(b)Miller’s equivalent circuit.
By using the Miller’s theorem the circuit in fig. 4.9(b) is obtained (see Appendix A).
With
ZMiller =
1
sCgd
1− A (4.18)
where A is the circuit gain (VY
VX
). The CS gain is frequency dependent, but as an ap-
proximation the low frequencies gain (4.7) is considered. Substituting (4.7) on (4.18) we
have,
ZMiller =
ro +RD
sCgd(ro +RD + gmroRD)
(4.19)
The input impedance is
ZinCS = (
1
sCgs
//Zmiller) =
ro +RD
s(Cgs(ro +RD) + Cgd(ro +RD + gmroRD))
(4.20)
4.2 Circuit Implementation and Biasing
The CS amplifier is analyzed in this chapter as a single stage, but it is aimed to be used
combined with the CG to realize a balun configuration, so the dimensions and biasing
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take into account the CG stage analyzed in the previous chapter. Based on the CG, there
are some guidelines to be followed to biasing the CS stage, which are:
 The DC output voltage must be the same to avoid common mode mismatch; there-
fore, for the same value of load resistor (100 Ω) the drain current should be equal,
i.e, ID = 2 mA
 The gain must be the same as that of the CG stage, so using (4.1) as approximation
we set gm CS ≈ gm CG + gmb CG
To fulfill these requirements, W and VGS parameters must be adjusted. Here, VGS is
imposed in the signal source by a DC offset , but later this voltage will be provided by
the source terminal of CG and can be properly tuned by adjusting Vbias voltage. Hence,
the DC parameters used for biasing the CS stage are listed on table 4.1.
W (µm) L (µm) gm (mS) VDS (V) Vdsat (mV) VGS (mV)
36 120 20.88 1 116 460
Table 4.1: Common-Source DC operating point parameters.
4.3 Simulations and Validation
Considering the DC operating point specified on table 4.1, we can validate the results
for input impedance, gain, and NF. For the input impedance, only the complete model
is considered since in the low frequencies approach it is assumed to be a high impedance,
which is confirmed by simulation, as shown in fig. 4.10. For frequencies above 10 GHz
the input impedance in module tends fastly to 0. By inspection we see that the real part
is close to 0, as expected. Looking at the reactance, the theoretical equation is accurate
to define the input impedance, which means that miller’s approximation is adequate in
this case.
The CS stage gain AvCS (fig. 4.11) is well characterized by the equation (4.17); it is
constant for a wide frequency range (more than 10 GHz). Thus, the low frequencies
approximation of (4.7) can be used instead of (4.1) as good starting point in the design.
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Figure 4.10: CS input impedance.
Figure 4.11: CS stage gain.
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Fig. 4.12 presents the theoretical noise figure with γ = 1, and the simulated one.
Figure 4.12: CS Noise Figure.
Chapter 5
Low Noise Amplifier
A single input to differential output (balun) wideband LNA has been proposed, based on
a common source and common gate amplifiers[24]. This topology is chosen to integrate a
compact RF receiver in which the LNA is coupled directly to a differential mixer without
the need for a separate balun or impedance matching networks. The differential LNA is
suitable to achieve a higher gain, reducing the noise effect of the subsequent stages, and
also improves the linearity, because it is less sensitive to even-order harmonic distortion.
This topology includes noise cancelation, which is a major advantage with respect to other
LNA architectures.
This chapter is organized as follows: a theoretical analysis is made and the principal equa-
tions for LNA characterization are derived, based on the previous study of CG and CS
stages, and are then validated trough simulation. A MOSFET-only LNA with gain opti-
mization is also presented, and its performance is compared with other types of existing
LNAs.
5.1 Theoretical Analysis
The proposed LNA is represented in fig. 5.1, with illustration of its operation principle.
The output signal of the CG stage has the same sign as the input signal, whereas the
CS output signal is in opposition, leading to balun operation for the signal. The thermal
noise produced by the CG stage (M1), represented by the current source In1, originates
a noise voltage at the input Vn,in since it flows into RS. This noise voltage appears in
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opposition at the CG output Vn,out1, and also appears in phase at the CS output Vn,out2:
thus, the CG thermal noise is canceled. The gain matching of the two stages is critical
since the same gain is needed for full noise cancelation.
VS
RS
Vbias
R1
VDD
Vout2
R2
Vout1
M1
M2
+ -
In1
Vn,in
Vn,out1 Vn,out2
IDC
Vin
Figure 5.1: Balun LNA with noise canceling [24].
In the following sections, the circuit equations are derived for different levels of approxi-
mation.
5.1.1 Input Impedance
The LNA input impedance is the parallel of those of the CG and CS stages,
ZinLNA = (ZinCG//ZinCS) (5.1)
If it is assumed that the CS input impedance is very high,
ZinLNA a = ZinCG =
sCLro1R1 + ro1 +R1
as2 + bs+ c
(5.2)
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where,
a = CSCLro1R1
b = CS(ro1 +R1) + CLR1(ro1(gm1 + gmb1) + 1)
c = ro1(gm1 + gmb1) + 1
and if the low frequency approximation is considered(3.33),
ZinLNA b = ZinCG 1 =
ro1 +R1
ro1(gm1 + gmb1) + 1
(5.3)
5.1.2 Gain
Since the output signal is differential, and Vout1 and Vout2 are the CG and CS outputs,
from (3.55) and (4.17), the differential gain is given by
AvLNA a =
R1(ro1(gm1 + gmb1) + 1)
sCLro1R1 + ro1 +R1
− (scgd2 − gm2)ro2R2
sro2R2(cdb2 + cgd2) + ro2 +R2
(5.4)
and if the low frequencies approximation is used (3.30 and 4.7),
AvLNA b =
R1(1 + ro1(gm1 + gmb1))
R1 + ro1
+ gm2
ro2R2
ro2 +R2
(5.5)
Assuming an infinite transistors output resistance ro, we can simplify (5.5) into,
AvLNA c = (gm1 + gmb1)R1 + gm2R2 (5.6)
To achieve noise cancelation and balun operation (converting a single-ended input to a
differential output) the CG and CS stages gain should be equal. Considering ro1(gmb1 +
gm1) >> 1 and for the same current and length (L) of M1 and M2, ro1 ≈ ro2, and chosing
gm1 + gmb1 = gm2 = gm and R1 = R2 = RD, we obtain from (5.5),
AvLNA d =
2roRDgm
ro +RD
(5.7)
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5.1.3 Noise Factor
The total noise power at LNA output will be given by the sum of the noise power at each
output stage. For simplicity, the noise generated by the source resistor(RS) is neglected
first, but its effect is added in the final equation. This noise at the LNA input according
to fig. 5.2, is given by:
VnRS ,in = αVn,RS (5.8)
where,
α =
Zin
Zin +RS
=
ro1 +R1
ro1 +R1 +RS(ro1(gm + gmb1) + 1)
(5.9)
assuming that the input impedance(Zin) is approximately that of the CG stage as in (5.3).
VnRs,in
Vn,Rs
RS Zin
LNA
Vn,out1
Vn,out2
Figure 5.2: LNA input noise due to source resistor.
The noise analysis starts by the determination of the noise at each stage individually, due
to flicker and thermal noise of the transistors and load resistor. At the CG output, the
noise power originated by M1 and R1 can be found as:
V 2nf,outCG =
(gm1ro1R1)
2
(ro1 +R1)2
kf
coxW1L1fαf
(5.10)
V 2n1,outCG = 4kTγgm1
(
ro1R1
ro1 +R1
)2
(5.11)
V 2nR1,outCG =
4kTR1r
2
o1
(ro1 +R1)2
(5.12)
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and at the CS output the noise power generated by M2 and R2 is:
V 2nf,outCS =
(gm2ro2R2)
2
(ro2 +R2)2
kf
coxW2L2fαf
(5.13)
V 2n2,outCS = 4kTγgm2
(
ro2R2
ro2 +R2
)2
(5.14)
V 2nR2,outCS =
4kTR2r
2
o2
(ro2 +R2)2
(5.15)
Additionally, the noise contributions by the CG stage will appear at the CS output and
vice-versa. To evaluate this effect, the noise generated by the CG can be input referred,
divided by the CG gain (3.30), and then be amplified by the CS stage (4.7):
V 2nfCG,outCS =
V 2nf,outCG
A2vCG
A2vCS =
(gm1ro1R1)
2(gm2ro2R2)
2
[ro1(gm1 + gmb1) + 1]
2R21(ro2 +R2)
2
kf
coxW1L1fαf
(5.16)
V 2n1,outCS =
V 2n1,outCG
A2vCG
A2vCS = 4kTγgm1
(
ro1R1
(ro1(gm1 + gmb1) + 1)R1
)2(
gm2ro2R2
ro2 +R2
)2
(5.17)
V 2nR1,outCS =
V 2nR1,outCG
A2vCG
A2vCS =
4kTR1r
2
o1
((ro1(gm1 + gmb1) + 1)R1)2
(
gm2ro2R2
ro2 +R2
)2
(5.18)
The same situation occurs for the noise generated by the CS, which appears at the CG
output as:
V 2nfCS,outCG =
V 2nf,outCS
A2vCS
A2vCG =
(
(ro1(gm1 + gmb1) + 1)R1
ro1 +R1
)2
kf
coxW2L2fαf
(5.19)
V 2n2,outCG =
V 2n2,outCS
A2vCS
A2vCG = 4kTγ
1
gm2
(
(ro1(gm1 + gmb1) + 1)R1
ro1 +R1
)2
(5.20)
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V 2nR2,outCG =
V 2nR2,outCS
A2vCS
A2vCG =
4kT
R2g2m2
(
(ro1(gm1 + gmb1) + 1)R1
ro1 +R1
)2
(5.21)
The total noise power at the differential output is given by the sum of all the noise power
contribution available at the output, assuming that the noise sources are uncorrelated:
V 2n,outCG = V
2
nf,outCG + V
2
nfCS,outCG + V
2
n2,outCG + V
2
nR1,outCG
+ V 2nR2,outCG (5.22)
V 2n,outCS = V
2
nf,outCS + V
2
nfCG,outCS + V
2
n2,outCS + V
2
nR2,outCS
+ V 2nR1,outCS (5.23)
The thermal noise voltage produced by M1 appears in phase at the two outputs, con-
sequently this term is full canceled according to properly cancelation conditions. To
determine the LNA noise factor, the effect of RS is now introduced, resulting in:
F =
α2(V 2n,RSA
2
v,LNA + V
2
n,outCG + V
2
n,outCS)
α2V 2n,RSA
2
v,LNA
= 1 +
V 2n,outCG + V
2
n,outCS
V 2n,RSA
2
v,LNA
(5.24)
and if is assumed the same approach applied for noise cancellation in (5.7), the simplified
noise factor is given by,
FLNA = 1 +
kf
8kTRSg2mcoxf
αf
(
g2m1
W1L1
+
g2m
W2L2
)
+
γ
2RSgm
+
1
RSRDg2m
(5.25)
5.2 Circuit Implementation and Validation
The LNA is designed for 50 Ω input impedance using equation (3.5) as a first approxima-
tion, fixing the transconductance of M1, which is biased with 2 mA. The load resistances
(R1,R2) are about 200 Ω, to give a DC output level that avoids signal limitation and
gives enough voltage headroom to keep M1 and M2 in saturation. Then, gm1 is adjusted
to fulfill the matching requirements by increasing the transistor width (W1) using (5.3),
while the length (L) is the minimum value allowed by the technology. The DC voltage
Vbias is used to adjust the DC current of M2 to the same value as that of M1 and then
gm2 is chosen so that the gain of the two stages given by (3.30) and (4.7) have the same
value.
This first design already produces noise cancelation and provides reasonable gain for the
LNA, but there is little freedom to maximize the gain. Moreover, the noise factor can be
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reduced more effectively by increasing the transconductance gm than the load resistor RD
[24]. Since the thermal noise of M1 is canceled and its transconductance must to be fixed
to maintain the input matching, an alternative design procedure is to increase gm2 and
reduce the value of R2 in the same proportion to maintain the gain (assuming the simple
equation gmR for the gain).
Design ID(mA) R(Ω) gm(mS) W (µm) L(µm) VDSAT (mV)
R1 = R2
M1 2 200 24.5 72 0.12 120.1
M2 2 200 27.2 90 0.12 109.3
R1 6= R2 M1 2 200 24.5 72 0.12 120.1M2 4 100 53.3 172.8 0.12 110.7
Table 5.1: LNA parameters.
Using this alternative leads to a new circuit design, gm2 is increased by a factor of 2 and R2
is reduced to 100 Ω, to improve of the noise factor. The final dimensions and parameters
for the two cases are shown in table 5.1, with a bias voltage (Vbias) of 940 mV. The results
for both designs are further compared and discussed.
Simulation Results
To validate the equations obtained previously for the LNA performance parameters, and
to find out the required level of approximation, a comparison is made with simulation
results. The values used to obtain the theoretical equations correspond to the first design
where R1 = R2, but, they are still applicable for the case where the load resistors are
different with the proper adjustment.
The real part of the input impedance is constant up to 2.5 GHz, and the imaginary
part starts to be significant above 1 GHz as shown in figs. 5.3(a) and 5.3(b), so the
input matching must be designed carefully for wideband applications, which needs higher
operating frequencies. Equation (5.3) can be used for this purpose, after assure that the
required bandwidth is achieved.
The voltage gain with both designs achieves 18 dB (fig. 5.4) almost constant up to 3 GHz.
With the first design the gain loss is less than 3 dB at 10 Ghz, where as for the second
design the bandwidth decreases considerably, by about 4 GHz of difference at the -3 dB
limit.
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(a) (b)
Figure 5.3: LNA Input Impedance: (a)Real part, (b)Imaginary part.
Figure 5.4: LNA Gain.
This is justified considering that the CS has a dominant pole that can be found from
(4.17) as:
|ωp| = ro2 +R2
ro2R2(cdb2 + cgd2)
=
1
R2(cdb2 + cgd2)
+
1
ro2(cdb2 + cgd2)
(5.26)
The parasitic capacitances are proportional to the transistor width, which in the second
design is practically doubled. The first term of (5.26) remains constant because R2 is
reduced to a half, but the second term is increased.
According to fig. 5.5, the LNA has a noise figure less than 2.5 dB from 100 MHz to 10
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GHz. The simulations show that the noise excess factor (γ) is between 1 and 2 to take into
account short channel characteristics. By simulation, we confirm that the second design
has lower noise figure, but the improvement is less than 0.5 dB in the band of interest.
So, we confirm by simulations that equations (5.2),(5.5) and (5.25) are valid and accurate
for the LNA design.
Figure 5.5: LNA Noise Figure.
To figure out if the thermal noise of M1 is properly canceled, a current source is placed in
parallel with M1 to simulate the thermal noise. The noise voltage is effectively canceled if
the outputs have the same amplitude and phase: as shown in figs. 5.6(a) and 5.6(b) the
noise is fully canceled until 1 GHz; above that frequency the gain and phase start to be
unbalanced and the noise is only partially canceled.
In summary, two different designs were presented for the same input matching and gain.
The first design has higher bandwidth and less area and power. The second design has
lower noise figure but the improvement is not very significant. For applications that
demand low area and low power, which is one of the motivations for this work, the first
design is the best choice.
5.3 MOSFET-Only Low Noise Amplifier
In the MOSFET-only LNA (fig. 5.7) the load resistors are replaced by PMOS transistors
(M3,M4) operating in the triode region, which are modeled ideally by a resistor between
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(a) (b)
Figure 5.6: Frequency response from M1 noise source to the outputs: (a)magnitude ,
(b)phase.
the drain and source, rds = 1/gds where gds is the channel conductance. To make a com-
parison with the LNA with load resistors, rds is dimensioned to have the same resistance
value of 200 Ω. The circuit is biased with a Vbias of 935 mV, and the dimensions and
parameters are shown in table 5.2.
VS
RS
Vbias
VDD
Vout2Vout1
M1
M2
+ -
M3 M4
IDC
Figure 5.7: MOSFET-Only LNA.
Once the resistors are replaced by MOSFETs it becomes possible to optimize the initial
design, as explained in the following.
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ID(mA) rds(Ω) gm(mS) W (µm) L(µm) VDSAT (mV)
M1 2 467.3 25.38 75.6 0.12 117.6
M2 2 581.4 26.73 82.8 0.12 112.8
M3 2 206.2 2.06 15.3 0.12 −748.7
M4 2 208.3 2.09 15.3 0.12 −748.9
Table 5.2: MOSFET parameters (initial design).
The saturation region is reached when gm is of about the same magnitude as gds. A MOS
transistor operating in the triode region can be modeled by a resistor if gds/gm > 10,
otherwise the transistor should be modeled by a resistor in parallel with a current source.
In this case we can increase the incremental load resistance without increasing the DC
voltage drop. This allows the gain to be increased with respect to the circuit with true
resistors. By simulations we find the boundary between triode and saturation (fig. 5.8(a))
and we obtain the gains and noise figure as a function of gds (fig.5.8(b)).
 Saturation 
Triode  
(a)
 
design point  
Triode 
Saturation 
(b)
Figure 5.8: LNA gain optimization: (a)Transistor gm VS gds characteristic , (b)LNA
design point.
By inspection of fig. 5.8(b) we find that the better operation point is before the single
stages gain becomes unbalanced (gds ≈ 3.8 mS), which occurs before the load transistors
reach saturation. The circuit parameters are given in table 5.3.
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ID(mA) rds(Ω) gm(mS) W (µm) L(µm) VDSAT (mV)
M1 2 448.4 25.23 75.6 0.12 118.1
M2 2 574.7 26.74 82.8 0.12 113.1
M3 2 261.8 2.16 13.5 0.12 −750.9
M4 2 266 2.2 13.5 0.12 −751.2
Table 5.3: MOSFET parameters (optimized).
5.3.1 Pre-Layout Simulations
In fig. 5.9, the simulation results for MOSFET-only design (initial and optimized) are
presented and are compared with the LNA with resistors.
(a) (b)
(c)
Figure 5.9: LNA results comparison: (a)Input impedance , (b)Gain, (c)Noise Figure.
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In the MOSFET-only design it is difficult to fix a specific value for the load, since for
equal transistors size the rds has slightly different values (as shown in table 5.3).
To evaluate the LNA input matching a S-parameter analysis is performed(fig 5.9(a)).
In practice the LNA is considered input matched if |S11| < −10 dB, which means a
bandwidth of 8 GHz for these designs. The MOSFET-only LNA with optimized gain
has a gain improvement of 2 dB over the traditional design, as expected, but has less
bandwidth due to parasitics of the load transistors. Considering the NF, we obtain less
than 2 dB, from 200 MHz up to 10 GHz (0.5 dB reduction), for the MOSFET-only
implementation.
If we only consider the MOSFET dominant noise source(thermal) and compare with a
resistor thermal noise it is desirable that 4KTgm < 4KT/R, assuming γ = 1 for simplicity.
In this particular case, a MOSFET operating in triode region with an equivalent resistance
of 200 Ω has a gm about 2 mS contrasting to the 5 mS for the load resistor, which confirms
that for this design the noise introduced by the MOSFETs is lower. This associated with
the higher gain of the MOSFET design and the lower flicker noise of PMOS transistors,
results in lower noise figure.
Concerning linearity, figs. 5.10(a) and 5.10(b) show the simulated IIP3 for traditional and
MOSFET-only optimized design, respectively. Both designs have an IIP3 above 0 dB, but
the MOSFET-only approach has poorer linearity, justified by the LNA higher gain and
the intrinsic nonlinearities of MOSFET devices.
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(a)
(b)
Figure 5.10: LNA IIP3: (a)Resistor load , (b)MOSFET-only.
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5.3.2 Layout Design and Post-Layout Simulations
In this section we present a circuit layout for the proposed MOSFET-only LNA, and
perform a more realistic simulation including the RC parasitics. The results are compared
with the schematic simulation results.
The MOSFET-only LNA layout, shown in fig. 5.11, has a die area of 31 x 30.5 µm2. The
technology used has constraints relative to the size, and the maximum number of gate
fingers for RF MOSFETs ( more gate fingers leads to less gate resistance, thus minimizing
the effect of the parasitics). The MOSFET sizes are adjusted to minimize the poly gate
resistance, and Vbias is tuned to set the same current for M2 and M4. The final layout
design parameters are listed in table 5.4.
Figure 5.11: MOSFET-only LNA layout.
ID(mA) rds(Ω) gm(mS) W (µm) L(µm) VDSAT (mV)
M1 2 454.5 25.5 80 0.12 115.4
M2 2 569.8 27.1 89.6 0.12 109.5
M3 2 252.4 2.1 12.3 0.12 −718
M4 2 252.2 2.1 12.3 0.12 −718
Table 5.4: Post-Layout parameters.
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The post-layout simulation results for the main LNA parameters are shown in in figs.
5.12(a)-(c).
(a) (b)
(c)
Figure 5.12: MOSFET-only LNA post-layout simulation results: (a)Input impedance
, (b)Gain, (c)Noise Figure.
The post-layout simulations show that the input matching is not affected: in fact there
is a slight improvement, since the equivalent resistance of load transistors is closer to the
initial design (fig. 5.12(a)). The gain increases slightly, since the tranconductances of M1
and M2 increase, and, consequently, the bandwidth decreases (fig. 5.12(b)), also slightly.
The main difference relatively to the pre-layout results is in the NF, which increases by
approximately 0.5 dB. This is due to the thermal noise of M1 being not fully canceled
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beyond 1 GHz. This is shown by the frequency response from the M1 noise source to the
outputs of the two stages, shown in figs. 5.13(a) and 5.13(b).
(a) (b)
Figure 5.13: Post-layout frequency response from M1 noise source to the two outputs:
(a)magnitude , (b)phase.
If we adjust the layout to obtain full cancelation, there will be mismatches in the gain
and DC offsets and, thus, the LNA becomes unbalanced.
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5.4 Discussion
Comparing the results of our optimized MOSFET-only design with those for state-of-the-
art inductorless LNAs (table 5.5), we can conclude it has the advantages of higher gain
and lower noise figure. The drawbacks are a reduction of available bandwidth and the
increase of the circuit non-linearity (reduction of IIP3), when compared to the LNA with
resistors.
Ref.
Technology Bandwith Gain NF IIP3 Power Balun
(nm) (Ghz) (dB) (dB) (dBm) (mW)
[24]JSSC
65 0.2− 5.2 13− 15.6 < 3.5 > 0 14 Yes
2008m
[26] ISSCC
90 0.5− 8.2 22− 25 < 2.6 −4/−16 42 No
2006m
[27] JSSC
90 0.8− 6 18− 20 < 3.5 > −3.5 12.5 Yes
2006m
[28] TCAS-I
90 0.1− 1.9 20.6 < 2.7 10.8 9.6 Yes
2009s
[29] TCAS-II
130 0.2− 3.8 11.2 < 2.8 −2.7 1.9 Yes
2007s
This work
130 0.2− 5.1 20.2 < 2.4 3.1 4.8 Yes
MOS
Table 5.5: LNA Comparison.
mMeasurement results
sSimulation results
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Conclusions and Future Work
6.1 Conclusions
Nowadays, the demand for mobile and portable equipment has led to a large increase in
wireless communication applications. In order to achieve full integration and low cost,
modern receivers, require inductorless circuits. The LNA, which is a key block in the
design of such receivers, was investigated in this thesis.
In this work a MOSFET-only implementation of a balun LNA was presented, based on the
combination of a common-gate and a common-source stage. We have derived equations for
gain, input matching, and noise figure, which were validated through simulation for a wide
frequency range. In the MOSFET-only LNA, the replacement of resistors by transistors,
reduces the area and cost, and minimizes the effect of process and supply variations and
of mismatches [6].
This new approach adds a new degree of freedom, which can be used to optimize the LNA
gain and minimize the noise figure, since we can obtain a higher gain than with resistors
for the same DC voltage drop. As a drawback, the distortion increases, which can be seen
by the decrease of the IIP3 value.
Simulation results of a circuit implemented in a 130 nm CMOS technology are presented.
For comparison, we also show the performance of a conventional LNA with resistors. Both
circuits have the same power consumption of 4.8 mW. For the MOSFET-only LNA we
obtain a gain improvement of 2 dB, and the NF is below 2.4 dB.
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6.2 Future Work
Through the realization of this work, some space for further improvement was found. The
following topics are left for future work, since they fall outside the scope of this thesis.
In chapter 5, the MOSFET-only gain was found to be dependent on the equivalent resis-
tance of the load PMOS transistors in triode region, which can be varied by changing the
gate bias voltage, resulting in a variable gain LNA.
In a low-voltage fully integrated CMOS receiver, which uses a co-design strategy for LNA,
mixer, and oscillator, a narrowband single-ended LNA is used [30]. This LNA has 15 dB of
gain, 2.7 dB of noise figure at 900 MHz and a power consumption of 9 mW. As future work,
it is proposed to replace of the narrowband LNA by the MOSFET-only implementation
in a co-design perspective. This solution will introduce wideband and fully differential
features, with direct coupling to the mixer input, avoiding the need of a balun. It is
expected that a significant improvement in gain, noise figure, power, and cost, may be
obtained.
Since the work in this thesis is only theoretical and by simulation, future work should
validate the results by measurements on a test-circuit.
Appendix A
Miller’s Theorem
Consider an arbitrary network where two nodes are interconnected by an impedance Z (fig.
A.1(a)). Miller’s theorem states that impedance Z can be replaced by two impedances,
Z1 connected between node X and ground and Z2 between node Y and ground, as shown
in fig. A.1(b) [31].
Z
X Y
I1 I2
(a)
Z1
X Y
I1 I2
Z2
(b)
Figure A.1: Miller’s theorem application
In Miller’s theorem is assumed that the ratio VY
VX
is known and denoted here by A. For
the two circuits to be equivalent, the current that flows into Z from X to Y must be the
same that flows trough Z1. Thus,
VX − VY
Z
=
VX
Z1
(A.1)
and solving to obtain Z1 we have,
99
Appendix A. Miller’s Theorem 100
Z1 =
A
1− A (A.2)
Making the same analysis for Z2, it follows that
Z2 =
Z
1− A−1 (A.3)
It must be emphasized that the application of this theorem is only useful if A can be
determined by some independent means.
Appendix B
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A co-design strategy for the implementation of a low-
voltage fully integrated CMOS receiver is presented. This co-
design approach allows the design of a compact direct-conversion 
receiver by avoiding 50 Ω matching buffers and networks, and AC 
coupling capacitors between mixer inputs and LNA and oscillator 
outputs. Moreover, the proposed circuit does not require DC choke 
inductors for mixer biasing. Since a 1.2 V power supply is used, a 
current bleeding technique is applied in the LNA and in the mixer. 
To avoid inductors and obtain differential quadrature outputs, an 
RC two-integrator oscillator is employed, in which, a filtering 
technique is applied to reduce phase noise and distortion. The 
proposed receiver is designed and simulated in a 130 nm standard 
CMOS technology. The overall conversion voltage gain has a 
maximum of 35.8 dB and a noise figure below 6.2 dB. 
 
Keywords: LNA, RC Oscillator, mixer, direct-conversion receiver, low–
IF receiver, fully integrated CMOS receiver 
 
 
1. INTRODUCTION  
The direct conversion architecture, shown in Fig. 1, and low-IF 
architecture, shown in Fig. 2 are approaches to enable full integration of RF 
receivers in pure standard digital CMOS technology which is reaching higher 
transistor’s cutoff frequencies ωT.  The success of these approaches is supported 
by its dissemination from high demanding 2G and 3G handsets to low data rate 
and low-power wireless sensors (WSN) and ISM applications. 
Both, the direct conversion receiver (DCR) and the low-IF receiver 
techniques, allow significant reduction on the number of off-chip components, 
which means that all the major building blocks will interconnect to each other 
inside the chip [1-3]. Therefore, the match between these internal interconnects at 
50 Ω level is no longer required. This simple approach opens the design of highly 
integrated RF front-end with low area, low power, and low-cost implementation. 
DCR and low-IF receivers require linear low noise amplifier (LNA) 
followed by a mixer that needs a high frequency local oscillator (LO) with precise 
quadrature outputs. Within these types of receivers, the conventional approach of 
designing independently these blocks is not longer suitable. Alternatively, a co-
design methodology for adapting the mixer to the LNA and to the oscillator is 
required. All these requirements are difficult to fulfill simultaneously, and 
therefore, an optimized trade-off process should be followed.  
This paper proposes a co-design strategy applied jointly to the LNA, mixer 
and to the local oscillator for applications in the sub-gigahertz band and with low 
to moderate data rate, which can be applied to direct or low-IF receivers.  
The main objective of this co-design is to avoid matching buffers (in LNA 
and oscillator outputs), and directly connect to the mixer without using AC 
coupling capacitors and choke inductors. This co-design also allows the 
minimization of power consumption, which is an ongoing research work. 
.  
2. RF FRONT-END CONSIDERATIONS  
In the homodyne receiver shown in Fig. 1, the RF spectrum is directly 
translated to the baseband by the complementary operation of the LNA, mixer and 
LO. The sub-gigahertz RF signal is first amplified by the LNA and then down-
converted to zero-IF in-phase and quadrature (I/Q) signals by the composite mixer 
driven by quadrature LO signals. For DCR operation the LO has the same 
frequency of the input radio and I/Q signals are needed to separate the wanted 
channel from its mirror, which is accomplished by means of a Hilbert transform. 
As a consequence, this downconversion requires accurate quadrature signals 
generated by the LO [1, 2]. 
 
 
Fig. 1. Direct Conversion Receiver.  
 
Besides the previous requirements, the DCR architecture has several 
design issues to be addressed: 
a) Flicker noise – the low frequency 1/f corner associated with standard 
MOS technology degrades the Signal-to-Noise ratio (SNR) at low frequency 
baseband signals. The major contribution at the output comes from the current 
commutating switching transistors of the mixer.     
b) LO leakage – LO signal coupled to the antenna will be radiated again 
and re-injected to the mixer through the main signal path, originating unwanted 
baseband DC components. 
c) Quadrature error – Quadrature error and amplitudes mismatches 
between the I and Q signals corrupt the downconverted signal constellation.  
d) DC offsets – Since the downconverted band extends down to zero 
frequency, any offset voltage can corrupt the signal and saturate the receiver’s 
baseband output stages. Hence, DC offset removal or cancellation is required in 
DCR. 
The DCR approach removes the need for IF high-Q filters (reducing the 
receiver area and/or avoiding external components) which means that the LNA 
can be directly connected to the mixer. Moreover, since the input mixer 
impedance is essentially capacitive, the LNA output does not have to be matched 
to 50 Ω.  Additionally, if a gate input type mixer is considered (meaning that it is 
driven by a voltage), it is the LNA voltage gain that should be considered. 
It has been implicitly demonstrated that heterodyne receivers have 
important limitations due to the use of external image reject filters. But, DCR 
receivers have also some drawbacks which degrades the signal translated directly 
to the baseband. Thus, there is interest in the development of new techniques to 
reject the image without using filters. An architecture, which combines the 
advantages of both the IF and the zero-IF receivers, is the low-IF architecture.  
The low-IF receiver is a heterodyne receiver that uses special mixing 
circuits that cancel the image frequency, as shown in Fig. 2. A high quality image 
reject filter is not necessary anymore, while the disadvantages of the zero-IF 
receiver are avoided [3, 4]. 
 
Fig. 2. Low-IF receiver (simplified block diagram).  
 
 The co-design strategy, proposed by this work, can be applied both for 
DCR or low-IF receivers.  
 
3. RF FRONT-END KEY BLOCKS  
3.1. LOW NOISE AMPLIFIER 
The LNA topology, shown in Fig. 3, account for a source-degenerated 
effect around the input transconductance transistor M1. This architecture is very 
common among narrowband LNA's as it is very close to achieving the goal of 
providing the input match and best noise performance simultaneously [1-4]. The 
cascode transistor (M2) is used to reduce the effect of the gate-drain capacitance 
Cgd of the input transistor (M1) and to increase the reverse isolation of the LNA. 
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BB Q
This improves the stability and makes the LNA's input impedance less sensitive to 
its load impedance. The number of integrated inductors is reduced to one, since LS 
is implemented with the bonding wire and the output inductance LD is replaced by 
a resistance. In order to avoid significant voltage drop at the output resistor a 
bleeding current is injected at the drain of M1 preserving the value of the gm of M1, 
needed to maintain the input matching to 50 Ω. 
 
Fig. 3. LNA circuit schematic.  
It is clear from the input impedance, which is approximately given by (1), 
that at resonance and for a given LS the 50 Ω input match sets the value of the 
transconductance gain. 
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On the other hand, due to capacitive nature of the mixer input, an 
optimized value for the LNA voltage gain can be found by selecting an 
appropriate value of the output LNA load resistance.  
Entering into account the effective transconductance gain at the resonance 
frequency, set by the input matching requirement, the LNA voltage gain in case of 
resistive load RL is given approximately by: 
LeffLNAoutLNAmv RgmRGA ⋅≈= ,1,, .   (2) 
 The total LNA transconductance Gm,LNA is approximately given by the 
effective transconducantce of M1 if 1/gm2<<rout,M1. This effective 
transconductance also includes the degeneration effect due to Ls. The output LNA 
impedance is approximately given by RL due the cascode configuration of M1 and 
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M2 he value of RL is the result of co-designing the LNA together with the mixer. 
The value of the 700 Ω guaranteed the best performance, from which a gain of 28 
dB is achievable. 
 
3.2. QUADRATURE LOCAL OSCILLATOR 
The schematic of the two-integrator oscillator [5] is presented in Fig. 4. 
Each integrator is realized by a differential pair (transistors M) and a capacitor 
(C). The oscillator frequency is controlled by Itune. There is an additional 
differential pair (transistors ML), with the output cross-coupled to the inputs, 
which performs two related functions: a) compensation of the losses due to R to 
make the oscillation possible (a negative resistance is created in parallel with C); 
b) amplitude stabilization, due to the non-linearity (the current source Ilevel 
controls the amplitude). To start the oscillations the condition gm > 1/R must be 
met. Moreover, the Ilevel is used to control the output signals amplitude.  
In order to obtain low distortion output, a filtering technique is used. To 
achieve this goal the extra capacitor Cfilter is introduced to the terminals of the 
tuning current source Itune. The introduction of this element reduced cancels the 
harmonics at this point and reduced the oscillator phase-noise.  
The circuit of Fig. 4 can be represented by the linear model in Fig. 5, 
where the negative resistance is realized by the cross-coupled differential pair 
(ML), and R represents the integrator losses due to the pairs of resistances R / 2. 
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Fig. 4. Two-integrator schematic. 
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Fig. 5. Two-integrator linear model. 
 
The oscillator frequency varies by changing either the capacitance or the 
transconductance. In a practical circuit we can use varactors to change the 
capacitance or, most commonly, we can change the tuning current, and therefore, 
the transconductance.  
These oscillators have wide tuning range with very precise inherent 
differential quadrature outputs (less than one degree quadrature error), which are 
required for very compact DCR and low-IF receivers [5]. 
 
3.3. MIXER 
The I/Q mixer topology, shown in Fig. 6, is constructed around a double 
balanced Gilbert cell which needs accurate I/Q differential inputs from the LO. 
This differential mixer structure has higher conversion gain, lower noise figure, 
improved linearity, higher port-to-port isolation, higher spurious rejection, and 
lower even-order distortion, with respect to the single-balanced mixer. The main 
disadvantage is the increased area (due to complexity) and power consumption 
but in order to save area and since the LNA output is single ended it has not been 
used a balun transformer to provide the RF differential at the mixer input [1-4].  
Considering the high impedance mixer input, the LNA output can be 
directly AC connected to the mixer. Nevertheless, the LNA output DC component 
is important to bias the transconductance mixer stage, which controls the mixer 
conversion gain. Inside this transconductance mixer block, a minimum L is used, 
to maximize gain and speed, and the W is adjusted according to the DC voltage at 
the LNA output node. An additional current is injected into the mixer 
transconductance (formed by M3 and M4) to improve linearity and to set the 
conversion gain and noise figure. By adjusting this current, the DC output level 
from the LNA will have less impact on the mixer output voltage. 
The mixing switching current commutating stage is formed by a couple of 
NMOS transistors pair, which are connected directly to the oscillator I/Q outputs. 
As in the previous stage, the oscillator AC output is connected directly to the 
mixer. The oscillator amplitude needs to be maximized to properly drive the 
mixer switching transistors and reduce the mixer output 1/f noise.  Moreover, the 
oscillator output DC component is important to bias these switching pairs, and it 
will define their widths (since the L is kept at minimum value). 
 
Fig. 6. Mixer circuit. 
 
3.4. CO-DESIGN STRATEGY 
The co-design of the LNA, oscillator and mixer facilitates the optimization 
process to reach better tradeoff between conversion gain and noise figure. Another 
objective of this co-design is to avoid 50 Ω matching buffers and AC coupling 
capacitors. LNA and mixer merged topologies has been proposed in literature [6], 
but in our design a cascaded structure was chosen. This topology can achieve 
higher gain and better noise figure since the noise contribution of the mixer can be 
substantially suppressed by the high voltage gain of the LNA. In this work we 
propose that the mixer should be co-designed with both the LNA and LO. 
The design process begins by maximizing the LNA voltage gain for a 
given input match criteria (50 Ω in this case). By its turn the oscillator is designed 
to maximize the signal output swing voltage and improve the I/Q signals accuracy 
for a given power. With the obtained DC components at the output of these 
blocks, the mixer is then optimized to reach a reasonable conversion gain and 
noise figure. In order to reduce the total area, the design must remove as much as 
possible the use of inductors and AC coupling capacitors. 
The co-design example presented in this work will reduce the total circuit 
area allowing the design of a low cost compact receiver. 
The main objective of this work is the co-design between the LNA, LO 
and mixer in order to avoid 50 Ω matching buffers and AC coupling capacitors. 
 
4. SIMULATION RESULTS 
 
To validate the proposed design strategy, a LNA, mixer, and quadrature 
oscillator have been co-designed and simulated in a 130 nm CMOS technology 
with 1.2 V power supply. Two cases have been considered by varying the LNA 
gain from a high value, for improved sensitivity, to a reduced one, for improved 
receiver linearity under strong received signals.  
 
4.1. RECEIVER WITH HIGH LNA GAIN 
 
Beginning with a traditional inductive load of 27 nH inductor (one of the 
maximum available values for the chosen technology), a gain of 15 dB and a 
noise figure of 2.7 dB at 900 MHz are achieved. Replacing this inductor by a 700 
Ω resistor (this can not be higher due to power supply headroom), the voltage gain 
and noise figure change, respectively, to 28 dB and 2.24 dB while maintaining the 
power consumption below 9 mW. 
Concerning the RC two-integrator oscillator, Tab. 1 shows the effect of the 
capacitive filtering technique to reduce phase noise and distortion. 
Table 1  
RC Oscillator Simulation Results 
Case 
Phase-noise @ 10MHz offset 
[dBc/Hz] 
THD 
[dB] 
PD 
[mw] 
I  : without Cfilter -111.0 -31.3 4.8 
II : with Cfilter -112.6 -30.8 5.2 
III: with Cfilter optimized for THD -120.0 -43.5 8.6 
In comparison to case I, the simulations results from case II show that the 
introduction of a filtering capacitor Cfilter generates a phase noise improvement of 
1.6 dB but with a drop in output signal magnitude. Therefore, to achieve the 
desired amplitude and frequency, the current values have to be increased, and, the 
power consumption rises slightly. In case III,  Itune and Ilevel currents were further 
increased leading to better phase-noise and lower THD but followed by the 
corresponding increase of the circuit consumption. 
The final values in the designed oscillator are: R = 314 Ω, (W/L) = 15 µm / 
0.255 µm for M transistors, W/L = 10.8 µm / 0.255 µm for ML transistors, Cfilter 
=217 fF (for cases I and II) and Cfilter =430 fF (for case III). The oscillator 
differential output amplitude is 290 mV @ 900 MHz. 
The final values in the designed mixer are: RL=800 Ω, CL=2.5 pF, (W/L)= 
100 µm/ 0.13 µm for the switching stage transistors, (W/L)= 30 µm / 0.13 µm for 
the RF stage transistors, and Ibled,mixer=4.15 mA. 
In Figs. 7 to 11 simulations results are presented for the completed front-
end obtained from SpectreRF simulator, using BSIM3V3 models, including noise 
and linearity performance.  
 
Fig. 7 – LNA and Mixer simulated waveforms. 
 LNA input 
 LNA output 
 Mixer output 
 Fig. 8 - Total conversion gain. 
 
 
Fig. 9 – Noise figure for the RF front-end. 
 
 Fig. 10 - IIP3. 
 
Fig. 11 - 1dB Compression Point. 
 
4.2. RECEIVER WITH LOW LNA GAIN 
 
In order to improve linearity, the LNA gain is reduced by removing the 
bleeding current and adjusting the resistive load RL (from 700 Ω to 72 Ω) to meet 
the same DC output (thus, keeping the Mixer and LO unchanged). Table 2 shows 
the simulation results obtained for this low LNA gain design, and a comparison 
with the previous design. 
The objective of these two designs is the following: in a complete receiver 
an RSSI block checks the amplitude at the output of the mixer and adjust the LNA 
gain in order to avoid the saturation of the amplifiers blocks. Thus, the gain of the 
LNA has at least two possible gains: a high value if we have a very low input 
signal; and a low value in the presence of a strong input signal (e.g., close to the 
transmitter antenna). In both cases, the noise figure (NF) and conversion gain 
(CG) results were obtained from SpectreRF simulator, using BSIM3V3 with the 
complete front-end, models, including noise. 
Table 2 
Front-end results (@ 10 MHz)  
Parameter  High LNA Gain (#1) Low LNA Gain (#2) 
NF 5.28 dB 6.16 dB 
CG 35.7 dB 25.5 dB 
IIP3 -27.16 dBm -17.33 dBm 
1dB Compression Point -37.16 dBm -28.95 dBm 
 
 
Fig. 12 - Total conversion gain. 
 
Fig. 13 - Noise figure for the RF front-end. 
 Fig. 14 - IIP3. 
 
Fig. 15  - 1dB Compression Point. 
 
5. DISCUSSION AND CONCLUSIONS 
 
In this paper, a co-design strategy for the implementation of a low-voltage, 
low-area, and low-cost, fully integrated CMOS receiver was presented. This 
approach avoids 50 Ω matching buffers and networks, AC coupling capacitors, 
and DC choke inductors.  
We present a resistive load LNA, with 700 Ω load, and an inductorless 
differential RC quadrature oscillator, which are combined with a mixer in a co-
design strategy. A current bleeding technique is applied to the LNA and mixer, 
due to the low power supply voltage. The low area quadrature two-integrator 
oscillator uses a capacitive filtering technique, which reduces the oscillator phase-
noise and the harmonic distortion.  
The circuit in this paper has only one inductor, allowing the design of a 
very compact and low-cost receiver (DCR or low-IF), suitable for low data rates 
ISM applications.  
The proposed receiver was designed and simulated with UMC 130 nm 
CMOS technology. The total conversion voltage gain has a maximum of 35.8 dB 
and the cascade noise factor has a minimum of 5.3 dB for the band of interest. 
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Abstract—In this paper we present a MOSFET-only 
implementation of a balun LNA. This LNA is based on the 
combination of a common-gate and a common-source stage with 
cancellation of the noise of the common-gate stage. In this circuit, 
we replace resistors by transistors, to reduce area and cost, and 
to minimize the effect of process and supply variations and 
mismatches. In addition, we obtain a higher gain for the same 
voltage drop. Thus, the LNA gain is optimized and the noise 
figure (NF) is reduced. We derive equations for the gain, input 
matching and NF. The performance of this new topology with 
that of a conventional LNA with resistors is compared. 
Simulation results with a 130 nm CMOS technology show that we 
obtain a balun LNA with a peak gain of 20.2 dB (about 2 dB 
improvement), a spot NF lower than 2.4 dB. The total power 
consumption is only 4.8 mW for a bandwidth higher than 6 GHz. 
 
Index Terms— CMOS LNAs, MOSFET-only circuits, Noise 
cancelling, Wideband LNA. 
 
I. INTRODUCTION 
owadays, the demand for mobile and portable equipment 
has led to a large increase in wireless communication 
applications. In order to achieve full integration and low cost, 
modern receiver architectures (Low-IF and Zero-IF receivers), 
require inductorless circuits [1 - 4]. The LNA, which is a key 
block in the design of such receivers, is investigated in this 
paper. 
LNAs can be either narrowband or wideband [1, 2]. 
Narrowband LNAs use inductors and have very low noise 
figure, but they occupy a large area and require a technology 
with RF options to have inductors with high Q. Wideband 
LNAs with multiple narrowband inputs have low noise, but 
their designs are complicated and the area and cost are high [1, 
2]. RC LNAs are very simple and inherently wideband, but 
conventional topologies have large noise figures (NFs). 
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Recently, wideband LNAs with noise and distortion cancelling 
[5] have been proposed, which can have NFs below 3 dB.  
Inductorless circuits have reduced die area and cost [4]. 
However, they are usually realized with MiM capacitors, 
which require an additional insulator/metal layer, and they use 
poly or/and diffusion resistors, which have large process 
variations and mismatch. 
In this paper our main goal is to design a very low area and 
low-cost LNA, and at the same time obtain less circuit 
variability, by implementing the resistors using MOS 
transistors (MOSFET-only design) [6]. As it will be shown, 
this approach adds a new degree of freedom, which can be 
used to maximize the LNA gain, and, therefore, minimize the 
circuit NF. 
We start by reviewing the basic amplification stages, 
common-gate (CG) and common-source (CS). For each circuit 
we derive equations, with different levels of approximation, 
for the gain, input matching and noise figure. By comparing 
the results obtained with the different equations with those 
obtained by simulation, we select the level of approximation 
required for the frequency range in which we are interested. 
For the complete LNA (combined CG and CS balun 
topology), we compare the conventional design with resistors, 
and the new MOSFET-only implementation optimized for 
gain and NF. Simulation results of a circuit example designed 
in a standard 130 nm CMOS technology validate the proposed 
methodology. 
This paper is organized as follows. In section II we derive 
the equations for the basic CG and CS stages. In section III we 
present simulation results for the conventional LNA with 
resistors, which confirm the theory. In Section IV we present 
the MOSFET-only LNA and we describe the optimization of 
gain and NF. We compare performance of this LNA with 
others in the literature. Finally, a discussion and some 
conclusions are given in Section V. 
II. COMMON-GATE AND COMMON-SOURCE STAGES 
Figs. 1 and 2 show, respectively, the CG and CS stages, 
normally employed in RC LNAs. We derive equations using 
three different levels of approximation, denoted by a, b, and c: 
a - transistors’ complete model including the parasitic 
capacitances; b - low frequency approximation; c - low-
frequency approximation neglecting the transistors’ output 
resistance. 
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A. Common-Gate Stage 
In the equations below gm1 and gmb1 are the transistor’s 
transconductance and body effect transconductance, 
respectively, and ro1 is the transistor’s output resistance. The 
capacitance CS represents the source-bulk and source-gate 
capacitances and CL the drain-bulk and drain-gate capacitance. 
Rs is the signal source resistance and R1 is the load resistance. 
 
Figure 1.  Common-Gate Stage. 
1) Gain 
 _ = 	
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2) Input  Impedance  
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3) Noise Figure 
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where k is the Boltzmann constant cox is the oxide gate 
capacitance per unit area, W1 and L1 are the transistor 
channel’s width and length, respectively
, 
T is the absolute 
temperature in Kelvin, γ is the excess noise factor, kf and αf 
are intrinsic process parameters, which depends on the size of 
the MOSFET transistors [7, 8]. 
B. Common Source Stage 
 
Figure 2.  Common-Source Stage. 
 In the following equations gm2 and ro2 are the transistor’s 
transconductance and output impedance. The capacitances 
Cgs2, Cgd2, and Cdb2 are the gate-source, gate-drain and drain-
bulk capacitances, respectively. R2 is the load resistor. 
1) Gain 
 #_ = <=> ?
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    (4a) 
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;  (4c) 
2) Input Impedance 
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3) Noise Figure 
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III. LNA 
In the design of a wideband LNA there is an important 
choice to be made. A single-ended input simplifies the 
connection to the antenna and RF filters (they are usually 
single-ended) and avoids the need of a balun for the single to 
differential conversion (the balun usually has high loss and 
degrades the NF significantly). A differential input leads to 
reduced harmonic distortion and to better power supply and 
substrate noise rejection.  
In this paper we study a single-ended input LNA (Fig. 3), 
which combines the balun and LNA functionalities in order to 
obtain a simple and low cost LNA (trying to get the best of the 
two above described approaches).  
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We obtain a low noise figure LNA (NF < 3 dB), since the 
thermal noise of M1 is cancelled out. The noise produced by 
M1 appears in phase at the two outputs, while the signals are in 
opposition. Thus, we double the gain and cancel the noise. The 
gain matching of the two stages is critical: we need the same 
gain to maximize the circuit performance. 
 
Figure 3.  Balun LNA with noise canceling [9]. 
1) Input Impedance 
 
The LNA input impedance is the parallel of those of the CG 
and CS stages,  
 $CD = 	_ // #  (7) 
if it is assumed that the CS input impedance is very high,  
 $CD_ = _ (8) 
and if the low frequency approximation is considered (2b),  
 $CD_ = _ (9) 
2) Gain 
 
Since the output signal is differential, and vout1 and vout2 are 
the CG and CS outputs,  the differential gain is given by    
  $CD_ = _ − #_   (10) 
and if the low frequencies approximations are used (1b) and 
(4b), 
 $CD_ = _?#_  (11) 
Assuming a infinite transistor’s output impedance we can 
simplify (11) into, 
  AvLNA_c = 	 + +;; (12) 
 
 
To achieve noise cancellation and balun operation 
(conversion of a single-ended input to a differential output) the 
CG and CS’s stages gain should be equal. Considering 
ro1(gmb1+gm1) >> 1 and for the same current and length (L) on 
M1 and M2, their output resistance (ro) are approximately 
equal, and making (gm1+gmb1) = gm2 = gm  and R1=R2=RD, we 
obtain from (11), a fourth approximation denoted by subscript 
d 
 $CD_FG ;H
H  (13) 
3) Noise Figure 
 
Considering the same approach for noise cancellation, the 
simplified noise figure is given by, 
 *$CD = 1 + 12I14,
 5782 -

 
6$ + 

 
6 $ / + +;,
 + ,H
    
  (14) 
4) Dimensions and Biasing 
 
The LNA is designed for 50 Ω input impedance using 
equation (2c) as a first approximation and imposing the 
transconductance of M1. M1 is biased with 2 mA. The load 
resistors values are about 200 Ω to give a DC output level that 
avoids signal limitation and to keep M1 and M2 in the 
saturation region. The DC voltage VBIAS is used to adjust the 
DC current of M2 to the same value as that of M1. The 
dimensions are shown on table I. 
TABLE I.   LNA DESIGN VALUES 
 ID 
(mA) 
R
 
(Ω) 
gm 
(mS) 
W
 
(µm) 
L
 
(µm) 
VBIAS 
(mv) 
VGS 
(mV) 
M1 2 200 24.5 72 0.12 940 515 
M2 2 200 27.2 90 0.12 - 425 
 
5) Simulation Results 
 
To validate the equations obtained previously for the LNA’s 
performance parameters, and to find out the required level of 
approximation, a comparison is made with the simulation 
results.  
  
The real part of the input impedance (Figs. 4 and 5) remains 
almost constant up to 10 GHz, and the imaginary part starts to 
be significant above 1 GHz, so the input matching must be 
designed carefully for wideband applications. Equation (9) can 
be used for this purpose.  
 
We confirm by simulations that equations (9) and (11) are 
accurate for our design, as shown in Figs. 4 to 6.  
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Figure 4.  LNA input impedance (real part). 
 
Figure 5.  LNA input impedance (imaginary part). 
 
Figure 6.  LNA Gain. 
For the noise figure simulation we have considered 
kf  = 4x10-23 V2Hz  and αf  = 1.2 for the 130 nm technology 
[7,8]. We observe in Fig. 7 that the simulations are in 
accordance with equation (14). 
 
Figure 7.  LNA noise figure. 
IV. MOSFET-ONLY LNA  
A. Initial Design 
In the MOSFET-only LNA (Fig. 8) the load resistors are 
replaced by PMOS transistors (M3, M4) operating in the triode 
region, which are modeled ideally by a resistor between the 
drain and source, 
 	rds  = 1/gds 	15 
where gds is the channel conductance. To make a comparison 
with the LNA with load resistors in the initial design, rds is 
dimensioned to have the same resistance value of 200 Ω. The 
biasing parameters are shown in table II. 
VS
RS
Vbias
VDD
Vout2Vout1
M1
M2
+ -
M3 M4
IDC
 
Figure 8.  MOSFET-Only LNA 
TABLE II.  MOSFET-ONLY DESIGN VALUES 
 ID 
(mA) 
rds 
(Ω) 
gm 
(mS) 
W
 
(µm) 
L
 
(µm) 
VBIAS 
(mv) 
VGS 
(mV) 
M1 2 - 25.38 75.6 0.12 935 507 
M2 2 - 26.73 82.8 0.12 - 427 
M3 2 206.2 2.06 15.3 0.12 - - 
M4 2 208.3 2.09 15.3 0.12 - - 
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However, once the resistors are replaced by MOSFETs it 
becomes possible to optimize the initial design, as explained 
in the following.  
B. Optimization Results 
The saturation region is reached when gm is of about the 
same magnitude as gds. A MOS transistor operating in triode 
region can be modeled by a resistor if gds / gm >> 10, otherwise 
the transistor should be modeled by a resistance in parallel 
with a current source. In this case we can increase the 
incremental load resistance without increasing the DC voltage 
drop. This allows the gain to be increased with respect to the 
circuit with true resistors. By simulations we find the 
boundary between triode and saturation (Fig. 9) and we obtain 
the gains and the NF as a function of gds (Fig. 10).   
 
Figure 9.  Transistor gm (gds) curve. 
 
Figure 10.  LNA gain optimization. 
By inspection of Fig. 10 we find that the optimum operation 
is just before the gain of the two stages becomes unbalanced 
(gds ≈ 3.8 mS), which occurs before the load transistors reach 
saturation.  The circuit parameters are given in table III. 
TABLE III.  MOSFET-ONLY DESIGN VALUES (OPTIMIZED)  
 ID 
(mA) 
rds 
(Ω) 
gm 
(mS) 
W
 
(µm) 
L
 
(µm) 
Vbias 
(mv) 
VGS 
(mV) 
M1 2 - 25.23 75.6 0.12 945 513 
M2 2 - 26.74 82.8 0.12 - 432 
M3 2 261.8 2.16 13.5 0.12 - - 
M4 2 266 2.2 13.5 0.12 - - 
 
C. Simulation Results 
1) Pre-Layout Simulation 
In Figs. 11-13, we present the simulation results for our 
MOSFET-only design (initial and optimized) and we compare 
it with the traditional LNA with resistors.  
 
Figure 11.  LNA input impedance. 
The LNA is considered input matched for values below -10 
dB for |S11|, which is about 8 GHz for these designs (Fig. 11) 
 
Figure 12.  LNA Gain. 
 
Figure 13.  LNA Noise Figure. 
 
 
 
Optimal design point 
Triode 
Saturation 
Saturation 
Triode 
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In the MOSFET-Only design it is difficult to fix a specific 
value for the load, since for equal transistors size the rds has 
slightly different values (as shown in Table III). The 
MOSFET-Only LNA with optimized gain has an improvement 
of 2 dB over the traditional design, but has less bandwidth. 
Considering the NF, we obtain less than 2 dB, from 200 MHz 
up to 10 GHz (0.5 dB reduction), for the MOSFET-Only 
implementation.  
 
2)  Layout design and Post-Layout Simulations 
 
The proposed MOSFET-only LNA layout is shown in Fig. 
14, which has a die area of 31 x 30.5 µm2. For the layout 
implementation, the MOSFET sizes are adjusted to minimize 
the poly gate resistance, and Vbias is tuned to set the same 
current for M2 and M4. 
 
 
Figure 14.  MOSFET-Only LNA layout. 
The final layout design parameters are listed in table IV. 
TABLE IV.  POST-LAYOUT VALUES 
 ID 
(mA) 
rds 
(Ω) 
gm 
(mS) 
W
 
(µm) 
L
 
(µm) 
Vbias 
(mv) 
VGS 
(mV) 
M1 2 - 25.5 80 0.12 925 503 
M2 2 - 27.1 89.6 0.12 - 422 
M3 2 252.4 2.1 12.3 0.12 - - 
M4 2 252.2 2.1 12.3 0.12 - - 
 
The post-layout simulation results for the main LNA 
parameters are shown in Figs. 15-17.  
The post-layout simulations show that the input matching is 
not affected (Fig. 15): in fact there is a slight improvement 
since the equivalent resistance of load transistors is closer to 
the initial design.  
The gain increases, since the tranconductances of M1 and 
M2 increase, and, consequently, the bandwidth decreases (Fig. 
16).  
 
 
Figure 15.   Input impedance. 
 
Figure 16.  Gain. 
 
Figure 17.  Noise Figure. 
The main difference relatively to the pre-layout results is in 
the NF, which increases by approximately 0.5 dB. This is due 
to the thermal noise of M1 being not fully cancelled out, 
beyond 1 GHz. This is shown by the frequency response from 
the M1 noise source to the outputs of the two stages, shown in 
Figs. 18 and 19.  
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If we adjust the layout to obtain full cancellation, there will 
be mismatches in the gain and DC offsets and, thus, the LNA 
becomes unbalanced. 
 
Figure 18.  Thermal noise due to M1 at the outputs of the two stages 
(magnitude). 
 
Figure 19.  Thermal noise due to M1 at the outputs of the two stages (phase). 
Comparing the results of our optimized MOSFET-only 
design with those for alternative state-of-the-art inductorless 
LNAs (Table V), we can conclude it has the advantages of 
higher gain and lower NF; the drawbacks are a reduction of 
bandwidth and the increase of the circuit non-linearity 
(reduction of IIP3). 
TABLE V.  LNA COMPARISON 
 Tech 
(nm) 
 
Band 
(GHz) 
Gain 
(dB) 
NF 
(dB) 
IIP3 
(dBm) 
Power 
(mW) 
Balun 
[9] 65 0.2-5.2 13-15.6 < 3.5 >0 14 YES 
[10] 90 0.5-8.2 22-25 < 2.6 -4/-16 42 NO 
[11] 90 0.8-6 18-20 < 3.5 >-3.5 12.5 YES 
[12]  
(sim)
 
90 0.1-1.9 20.6 < 2.7 10.8 9.6 YES 
[13]  
(sim) 130 0.2-3.8 11.2 < 2.8 -2.7 1.9 YES 
This   
work  
MOS 
130 0.2-5.1 20.2 <2.4 3.1 4.8 YES 
V. DISCUSSION AND CONCLUSIONS 
In this paper we present a MOSFET-only implementation of 
an LNA based on the combination of a common-gate and a 
common-source stage. We derive simple equations for gain, 
input matching and noise figure, which are validated by 
simulation.  
In MOSFET-only LNAs, the replacement of resistors by 
transistors reduces the area and cost and minimizes the effect 
of process and supply variation and of mismatches [6]. 
Moreover, the LNA gain can be controlled by changing the 
bias of the PMOS transistors that replace the resistors. 
The new approach proposed here adds a new degree of 
freedom, which can be used to optimize the LNA gain and 
minimize the noise figure: we can obtain a higher gain than 
with resistors for the same DC voltage drop. As a drawback, 
this approach increases the distortion (decrease of IIP3). 
Simulation results of a circuit implemented in a 130 nm 
CMOS technology are presented. For comparison, we also 
show the performance of a conventional LNA with resistors. 
Both circuits have the same power consumption of 4.8 mW. 
For the MOSFET-only LNA we obtain a gain improvement of 
2 dB, and a NF below 2.4 dB. 
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